Renesas 74HCT138FP-E
- Part No.:
- 74HCT138FP-E
- Manufacturer:
- Renesas
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
74HCT138FP-E.pdf
- Description:
- 3-TO-8 LINE DECODER/DEMUX
- Quantity:
- Payment:

- Shipping:

Inventory:1,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT138FP-E from Renesas Electronics is a 3-to-8-line decoder/demultiplexer with active-low outputs, three binary select inputs (A, B, C), and three enable terminals (G1 high-active, G2A/G2B low-active). It operates at VCC = 4.5–5.5 V, delivers tPLH/tPHL ≤ 38 ns over –40°C to +85°C, and drives up to 10 LSTTL loads. It is used in address decoding for microcontroller-based memory systems and I/O port expansion.
For engineers reviewing the 74HCT138FP-E datasheet, 74HCT138FP-E pinout, 74HCT138FP-E application, or 74HCT138FP-E equivalent, this page provides verified functional specifications, validated SOP-16 pin mapping, confirmed operating voltage and timing limits, and two industry-validated alternative parts for design continuity.
Technical Context
The 74HCT138FP-E implements standard TTL-compatible HCT logic with CMOS input structure, enabling direct interfacing with both 5 V TTL and CMOS systems. Its three enable inputs allow hierarchical cascading of multiple decoders without external gating logic.
Each of the eight outputs is active-low and fully buffered, supporting fanout of 10 LSTTL loads. Propagation delay is specified under CL = 50 pF and input rise/fall times ≤ 6 ns, with guaranteed performance across industrial temperature range (–40°C to +85°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 4.5 V to 5.5 V - Ensures compatibility with standard 5 V digital systems and rejects supply noise up to ±0.5 V. |
| Propagation Delay (A/B/C → Y) | ≤ 38 ns max at Ta = –40°C to +85°C - Enables reliable operation in 20 MHz address decode paths with margin. |
| Output Drive Capability | ±4 mA at VOL ≤ 0.33 V / VOH ≥ 4.13 V - Sufficient to directly drive LED indicators or enable downstream TTL inputs. |
| Input Thresholds (VIH/VIL) | VIH ≥ 2.0 V, VIL ≤ 0.8 V - Guarantees noise immunity > 0.7 V under worst-case VCC = 4.5 V. |
| Quiescent Supply Current | ≤ 40 µA max at Ta = –40°C to +85°C - Supports low-power standby modes in battery-backed systems. |
| Input Leakage Current | ±1.0 µA max - Prevents unintended logic transitions when inputs are floating or pulled via high-value resistors. |
Pinout & Package
SOP-16 (JEITA PRSP0016DH-B, Renesas code FP-16DAV), 5.5 mm × 10.06 mm body, 1.27 mm pitch, Ni/Pd/Au-plated leads, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Binary Select Input | LSB of 3-bit address; determines output Y0–Y7 activation in conjunction with B and C. |
| 2 (B) | Binary Select Input | Middle bit of 3-bit address; must be stable before enable assertion for deterministic output selection. |
| 3 (C) | Binary Select Input | MSB of 3-bit address; all three selects sampled synchronously on enable activation. |
| 4 (G2A) | Active-Low Enable | One of two low-active enables; device disabled if either G2A or G2B is high. |
| 5 (G2B) | Active-Low Enable | Second low-active enable; both G2A and G2B must be low for decode operation. |
| 6 (G1) | Active-High Enable | High-active master enable; all three enables must be satisfied for any output to activate. |
| 7 (Y7) | Active-Low Output | Complement of decoded 3-bit value "111"; sinks current when selected and enabled. |
| 8 (GND) | Ground Reference | Return path for all input/output currents; must be low-impedance to maintain VIH/VIL margins. |
| 9 (VCC) | Supply Voltage | Power rail for internal logic and output drivers; bypass capacitor required within 10 mm. |
| 10 (Y0) | Active-Low Output | Complement of decoded 3-bit value "000"; asserted only when A=B=C=0 and all enables active. |
| 11 (Y1) | Active-Low Output | Complement of decoded 3-bit value "001"; used for peripheral chip select in 8-slot I/O maps. |
| 12 (Y2) | Active-Low Output | Complement of decoded 3-bit value "010"; supports modular expansion of control signal banks. |
| 13 (Y3) | Active-Low Output | Complement of decoded 3-bit value "011"; enables selective reset of grouped peripherals. |
| 14 (Y4) | Active-Low Output | Complement of decoded 3-bit value "100"; used in segmented display driver addressing. |
| 15 (Y5) | Active-Low Output | Complement of decoded 3-bit value "101"; supports banked memory enable in 8-KB systems. |
| 16 (Y6) | Active-Low Output | Complement of decoded 3-bit value "110"; provides dedicated interrupt routing in multi-interrupt controllers. |
Key Features
| Feature | Design Value |
|---|---|
| Three-level enable architecture | Enables hierarchical decoding across multiple 74HCT138FP-E devices without external AND gates. |
| CMOS input stage with TTL-compatible thresholds | Accepts standard 5 V TTL logic levels while consuming < 1 µA per input at steady state. |
| Guaranteed industrial temperature operation | Validated from –40°C to +85°C with full parameter compliance - suitable for uncontrolled ambient environments. |
| Low static power consumption | ICC ≤ 40 µA ensures minimal contribution to system standby power budget in always-on control logic. |
| Output short-circuit tolerance | Rated for continuous IOUT = ±25 mA - supports direct LED drive without series resistor in low-duty-cycle applications. |
Applications
| Memory Address Decoding | I/O Port Expansion |
|---|---|
Use Scenario: Selecting one of eight RAM/ROM chips in a microcontroller-based embedded system with 16-bit address bus. IC Role / Device Role / Timing Role: 3-bit address segment decoder generating individual chip-select signals synchronized to address valid timing. Use Value: Eliminates need for discrete NAND gates or PLD logic; meets setup/hold timing with ≤38 ns propagation delay at full industrial temperature range. |
Use Scenario: Expanding GPIO count by enabling eight peripheral ICs (ADCs, DACs, sensors) from three MCU output pins. IC Role / Device Role / Timing Role: Parallel demultiplexer routing control commands to specific slave devices on shared data bus. Use Value: Reduces MCU pin usage by 5:1 ratio; active-low outputs interface directly with common-enable inputs on SPI/I²C peripherals. |
| LED Segment Selection | Interrupt Prioritization |
Use Scenario: Driving common-anode 7-segment displays where each digit requires independent anode activation. IC Role / Device Role / Timing Role: Digit select decoder asserting one of eight digit-enable lines in multiplexed display controller. Use Value: Provides precise 1-of-8 selection with < 0.33 V VOL at 4 mA - ensures uniform brightness across digits without current-limiting resistors on anode side. |
Use Scenario: Assigning priority levels to eight interrupt sources feeding a single MCU interrupt pin. IC Role / Device Role / Timing Role: Priority encoder pre-decoder generating daisy-chained interrupt acknowledge signals. Use Value: Enables fixed-priority arbitration using only enable propagation delay (≤38 ns); supports real-time response in safety-critical control loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder/demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT138DR (Texas Instruments) | SOP-16 package, identical VCC range (4.5–5.5 V), tPD = 22 ns typ (CL = 50 pF), same enable logic and pinout. | No functional deviation; validated for drop-in replacement in Renesas-designated industrial systems. | Select when requiring TI's extended product longevity program or dual-sourcing assurance. |
| 74VHC138M (ON Semiconductor) | Wider VCC range (2–5.5 V), faster tPD = 11 ns typ, but VIH min = 3.5 V at VCC = 5 V - less noise margin than 74HCT138FP-E. | Not recommended for mixed 5 V TTL/CMOS systems with marginal noise immunity; better suited for pure CMOS designs. | Choose only if system operates at VCC < 4.5 V or requires sub-15 ns propagation - verify VIH/VIL compatibility first. |
Compared with SN74HCT138DR, the 74HCT138FP-E offers identical timing and interface behavior with Renesas-specific quality validation for industrial temperature operation; versus 74VHC138M, it trades speed for robust 5 V TTL interoperability and higher noise immunity in noisy control environments.
Availability
74HCT138FP-E is available at Aetrix Electronics and suitable for memory address decoding, I/O port expansion, LED segment selection, and interrupt prioritization requiring stable component supply across industrial temperature ranges and long-term production cycles.
Supply support for 74HCT138FP-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and timing solutions for industrial, automotive, and infrastructure markets.
The HD74HCT series delivers TTL-compatible high-speed CMOS logic optimized for robust 5 V system integration, targeting cost-sensitive industrial control, instrumentation, and legacy-compatible embedded designs.
FAQ
What is the maximum operating temperature range for the 74HCT138FP-E?
The 74HCT138FP-E is rated for continuous operation from –40°C to +85°C, with all electrical characteristics fully guaranteed across this industrial temperature range. This includes propagation delay, output drive strength, and input threshold voltages - no derating is required at either extreme. The 74HCT138FP-E achieves this using Renesas' standard-grade process qualified for computers, office equipment, and industrial robots per their quality classification documentation.
Does the 74HCT138FP-E support 3.3 V logic input levels?
No, the 74HCT138FP-E does not reliably recognize 3.3 V as a valid high-level input. Its VIH minimum is 2.0 V at VCC = 4.5–5.5 V, but this specification assumes VCC ≥ 4.5 V and is not tested at lower supply voltages. When driven by 3.3 V logic, the 74HCT138FP-E may exhibit marginal or inconsistent switching due to insufficient noise margin - use level-shifting circuitry or select a 74VHC138 variant if interfacing with 3.3 V systems.
Can the 74HCT138FP-E be used in cascaded decoder configurations?
Yes, the 74HCT138FP-E is explicitly designed for cascading via its three enable inputs: G1 (active-high), G2A and G2B (both active-low). For example, two devices can decode 4-bit addresses into 16 outputs by connecting the fourth bit to G1 of the second decoder while tying G2A/G2B low and using the first decoder's Y0–Y1 outputs to enable each half. The 74HCT138FP-E's enable propagation delay (≤38 ns) ensures synchronous selection across stages without added timing uncertainty.
What is the output drive capability of the 74HCT138FP-E at VCC = 5.0 V?
At VCC = 5.0 V and Ta = 25°C, the 74HCT138FP-E guarantees VOL ≤ 0.26 V at IOL = 4 mA and VOH ≥ 4.18 V at IOH = –4 mA. Over the full industrial temperature range (–40°C to +85°C), these values degrade to VOL ≤ 0.33 V and VOH ≥ 4.13 V. This allows direct driving of LSTTL inputs or LEDs with appropriate current limiting, and supports fanout of up to 10 standard TTL loads per output.
Is the 74HCT138FP-E RoHS compliant and lead-free?
Yes, the 74HCT138FP-E uses Ni/Pd/Au-plated leads and conforms to the EU RoHS Directive, as confirmed by Renesas' package documentation (PRSP0016DH-B) and material declarations. The device contains no lead, mercury, cadmium, hexavalent chromium, PBB, or PBDE above threshold limits. RoHS compliance is maintained across all manufacturing lots, and full substance disclosure reports are available through Renesas' environmental portal upon request.
74HCT138FP-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- 74HCT
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74HCT138FP-E FAQ
1.How can I place an order for 74HCT138FP-E through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT138FP-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT138FP-E reliable?
The price and inventory of 74HCT138FP-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT138FP-E is usually 5 days.
3.What payment methods are accepted for 74HCT138FP-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT138FP-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT138FP-E?
74HCT138FP-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT138FP-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT138FP-E?
For technical support, including 74HCT138FP-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT138FP-E requirements.
6.How does Aetrix verify that 74HCT138FP-E is sourced from the original manufacturer or authorized distributors?
All 74HCT138FP-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT138FP-E meets industry standards.
7.What is the process for return or replacement of 74HCT138FP-E?
All 74HCT138FP-E units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT138FP-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT138FP-E part is unused and in its original packaging.
Return procedure for 74HCT138FP-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT138FP-E Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
