NXP Semiconductors 74HCT147N,652
- Part No.:
- 74HCT147N,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
74HCT147N,652.pdf
- Description:
- IC PRIORITY ENCOD 1 X 10:4 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT147N,652 from NXP Semiconductors (formerly Philips) is a 10-to-4 line priority encoder IC that converts nine active-LOW decimal inputs (A0–A8) into four active-LOW BCD outputs (Y0–Y3), with A8 assigned highest priority. It operates at 4.5 V supply, delivers 44 ns typical propagation delay, and supports industrial temperature range (−40 °C to +85 °C) for switch encoding in panel control systems.
For engineers reviewing the 74HCT147N,652 datasheet, 74HCT147N,652 pinout, 74HCT147N,652 application, or 74HCT147N,652 equivalent, this page provides verified functional behavior, validated pin assignments, confirmed BCD encoding logic, and real-world use cases in decimal input decoding where priority resolution and TTL-compatible voltage thresholds are required.
Technical Context
The 74HCT147N,652 implements priority encoding using active-LOW inputs and outputs, where simultaneous assertion of multiple inputs resolves to the highest-priority code (A8 > A7 > … > A0). Its HCT logic family ensures TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) while driving standard CMOS loads.
Encoding includes implied "zero" detection: when all nine inputs (A0–A8) are HIGH, all four outputs (Y0–Y3) go HIGH - a defined BCD representation of decimal 0. No external pull-ups are required due to standard output drive capability and defined quiescent current behavior per MSI ICC category.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - TTL-compatible input thresholds, CMOS output drive |
| Supply Voltage | 4.5 V to 5.5 V - matches standard 5 V digital systems |
| Propagation Delay | 44 ns typ. (An to Yn, CL = 50 pF) - enables reliable timing in 10–20 MHz control loops |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial panel and instrumentation environments |
| Input Configuration | 9 active-LOW inputs (A0–A8), priority A8 highest - eliminates ambiguity in multi-switch inputs |
| Output Configuration | 4 active-LOW BCD outputs (Y0–Y3) - directly interfaces with 7-segment decoders or microcontroller GPIO |
| Power Dissipation Cap. | 33 pF - used to calculate dynamic power under switching conditions |
Pinout & Package
74HCT147N,652 is supplied in a 16-pin dual in-line package (DIP) with through-hole mounting. Pin 16 is VCC, Pin 8 is GND, Pins 9/7/6/14 are active-LOW BCD outputs Y0–Y3, Pins 11/12/13/1/2/3/4/5/10 are active-LOW decimal inputs A0–A8, and Pin 15 is not connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 16) | Positive supply | Connects to 5 V rail; powers internal logic and output drivers |
| GND (Pin 8) | Ground reference | Return path for supply and signal currents; must be low-impedance |
| A0–A8 (Pins 11,12,13,1,2,3,4,5,10) | Priority-encoded inputs | All active LOW; A8 (Pin 10) has highest priority; open inputs default HIGH |
| Y0–Y3 (Pins 9,7,6,14) | BCD outputs | Active LOW; encode selected input as 4-bit BCD (e.g., A5 asserted → Y2,Y0 = LOW) |
| n.c. (Pin 15) | No connection | Must remain unconnected; no internal bond or function |
Key Features
| Feature | Design Value |
|---|---|
| Implied zero encoding | Outputs Y0–Y3 all HIGH when A0–A8 all HIGH - explicitly defines decimal 0 without dedicated input |
| TTL-compatible input thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - ensures interoperability with legacy 74LS and microcontroller GPIO |
| Standard output drive | Drives one LS-TTL load or 10 CMOS inputs - eliminates need for external buffers in most control panels |
| MSI-level integration | Single-package solution for 10-line to 4-line encoding - reduces board space vs discrete gate implementation |
Applications
| Industrial Keypad Encoding | Legacy System Input Interface |
|---|---|
Use Scenario: Mechanical keypad with 10 decimal keys wired to active-LOW inputs on an industrial HMI panel. IC Role / Device Role / Timing Role: Priority encoder resolving keypress conflicts and generating BCD for microcontroller scan. Use Value: Prevents ambiguous codes during multi-key press; eliminates software debouncing overhead via hardware priority. | Use Scenario: Retrofitting a 74LS147-based control system with drop-in CMOS-compatible logic. IC Role / Device Role / Timing Role: Direct replacement for TTL encoder with identical pinout and voltage compatibility. Use Value: Reduces power consumption by >80% versus LS-TTL while maintaining timing integrity in existing PCB layout. |
| BCD Code Converter | Rotary Switch Decoder |
Use Scenario: Converting position signals from a 10-position rotary switch into BCD for display driver ICs. IC Role / Device Role / Timing Role: Translates mechanical switch states into standardized 4-bit BCD output. Use Value: Enables direct connection to 74LS47 or similar BCD-to-7-segment decoders without glue logic. | Use Scenario: Reading dial settings in test equipment where switch bounce and priority order matter. IC Role / Device Role / Timing Role: Hardware resolver for dominant switch position in multi-contact rotary encoders. Use Value: Guarantees deterministic output even if adjacent contacts close simultaneously during rotation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC147N,652 | CMOS input thresholds (VIH = 3.5 V min); higher noise margin but incompatible with 3.3 V TTL-level sources | Suitable only where all upstream signals meet HC voltage levels; not interchangeable with 74HCT147N,652 in mixed-voltage systems | Select when full 5 V CMOS compatibility and lower ICC are critical; verify input drive strength. |
| SN74LS147N | Bipolar TTL technology; 25 mA output sink, higher ICC (~25 mA), no implied zero behavior in some revisions | Requires external pull-ups; consumes significantly more power; may need redesign for zero-state handling | Choose only for legacy LS-only systems; not recommended for new designs due to power and thermal constraints. |
Compared with 74HC147N,652 and SN74LS147N, the 74HCT147N,652 uniquely balances TTL input compatibility, CMOS efficiency, and guaranteed implied-zero encoding - making it optimal for upgrading industrial controls without modifying input circuitry or sacrificing reliability.
Availability
74HCT147N,652 is available at Aetrix Electronics and suitable for industrial HMI panels, legacy system retrofits, and BCD-based instrumentation requiring stable component supply across extended product lifecycles.
Supply support for 74HCT147N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The 74HCT147N,652 belongs to NXP's legacy 74HCT logic family, designed specifically for seamless migration from bipolar TTL to low-power CMOS in industrial control, instrumentation, and panel interface systems.
FAQ
What is the input voltage compatibility of the 74HCT147N,652?
The 74HCT147N,652 features TTL-compatible input thresholds: VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5 V to 5.5 V. This allows direct interfacing with 74LS, 74F, and many microcontroller GPIOs without level-shifting. The 74HCT147N,652 does not require external pull-up resistors on inputs, as its inputs are fully specified for TTL logic levels.
How does the 74HCT147N,652 handle the decimal "zero" case?
The 74HCT147N,652 encodes decimal zero when all nine inputs (A0–A8) are HIGH, resulting in all four outputs (Y0–Y3) driven HIGH. This "implied zero" behavior is built into the logic design and requires no external components. The 74HCT147N,652 guarantees this state is stable and meets timing specs across its full operating temperature range.
Is the 74HCT147N,652 pin compatible with the 74LS147?
Yes, the 74HCT147N,652 is pin compatible with the 74LS147 in the 16-pin DIP package, sharing identical pin assignments for VCC, GND, inputs (A0–A8), outputs (Y0–Y3), and n.c. Pin 15. The 74HCT147N,652 maintains the same footprint and signal routing, enabling direct replacement in existing LS-based PCBs without layout changes.
What is the maximum clock or data rate supported by the 74HCT147N,652?
The 74HCT147N,652 is not a clocked device but a combinatorial priority encoder. Its usable data rate is governed by propagation delay: 44 ns typical (An to Yn, CL = 50 pF). This supports reliable operation up to ~10 MHz in systems with adequate setup/hold margins. The 74HCT147N,652 does not include internal latching or clocking circuitry.
Does the 74HCT147N,652 require external pull-up resistors on its inputs or outputs?
No, the 74HCT147N,652 does not require external pull-up resistors on inputs or outputs. Its inputs are TTL-compatible and internally biased to recognize HIGH/LOW states without external biasing. Outputs drive standard loads actively and can source/sink sufficient current for direct connection to LS-TTL or CMOS inputs. The 74HCT147N,652 functions correctly with only VCC and GND connections in typical switch-encoding applications.
74HCT147N,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
74HCT147N,652 FAQ
1.How can I place an order for 74HCT147N,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT147N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT147N,652 reliable?
The price and inventory of 74HCT147N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT147N,652 is usually 5 days.
3.What payment methods are accepted for 74HCT147N,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT147N,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT147N,652?
74HCT147N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT147N,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT147N,652?
For technical support, including 74HCT147N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT147N,652 requirements.
6.How does Aetrix verify that 74HCT147N,652 is sourced from the original manufacturer or authorized distributors?
All 74HCT147N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT147N,652 meets industry standards.
7.What is the process for return or replacement of 74HCT147N,652?
All 74HCT147N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT147N,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT147N,652 part is unused and in its original packaging.
Return procedure for 74HCT147N,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT147N,652 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

