Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74HCT1G126GV,125

Name: 74HCT1G126GV,125
Brand: Nexperia USA Inc.
SKU: 74HCT1G126GV,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT1G126GV,125

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: SC-74A, SOT-753

Datasheet:: 74HCT1G126GV,125.pdf

Description:: IC BUFFER NON-INVERT 5.5V SC74A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,180

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT1G126GV,125 from Nexperia is a single 3-state bus buffer/line driver with TTL-compatible inputs, SC-74A (SOT753) 5-pin package, operating from 4.5 V to 5.5 V, −40 °C to +125 °C, and delivering ±6.0 mA output drive at V_CC = 4.5 V. It serves as an isolated bidirectional data path enabler in low-pin-count interface expansion circuits.

For engineers reviewing the 74HCT1G126GV,125 datasheet, 74HCT1G126GV,125 pinout, 74HCT1G126GV,125 application, or 74HCT1G126GV,125 equivalent, this device is selected for level-translated enable-controlled signal routing in space-constrained industrial control modules, sensor interface hubs, and microcontroller peripheral buses where input compatibility with legacy TTL logic and low quiescent current (<20 μA) are critical.

Technical Context

This device implements a non-inverting 3-state buffer with separate active-low output enable (OE) control. Its TTL-level input thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V at V_CC = 4.5–5.5 V) ensure direct interfacing with 5 V TTL outputs without level shifters. The output stage provides symmetrical impedance and supports high-impedance tri-state during OE = HIGH.

Propagation delay (A→Y) is 11 ns typical at V_CC = 4.5 V, CL = 50 pF; enable time (OE→Y) is 10 ns typical; disable time is 12 ns typical. Input clamping diodes allow safe interfacing to voltages exceeding V_CC when used with current-limiting resistors.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - Ensures stable operation across standard 5 V rail tolerances and brown-out margins.
Input Logic Type	TTL-compatible - Directly accepts 5 V TTL outputs without external level translation.
Output Drive	±6.0 mA at V_CC = 4.5 V - Sufficient to drive one 50 Ω transmission line or multiple CMOS loads.
Propagation Delay	11 ns typical (A→Y, V_CC = 4.5 V, CL = 50 pF) - Enables reliable timing in sub-30 MHz digital control paths.
Operating Temperature	−40 °C to +125 °C - Qualified for under-hood automotive interface modules and industrial motor drives.
Quiescent Supply Current	≤20 μA max at V_CC = 5.5 V - Supports ultra-low-power sleep-mode isolation in battery-backed systems.
ESD Protection	HBM >2000 V, CDM >1000 V - Reduces need for external ESD protection on board-level I/O lines.

Pinout & Package

SC-74A (SOT753) plastic surface-mounted package: 5-lead, 1.3 mm × 1.7 mm body, 0.95 mm lead pitch, 0.6 mm height.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Active-low output enable	Drives Y high-impedance when HIGH; enables buffered A→Y pass-through when LOW.
2 (A)	Data input	Non-inverting input accepting TTL-level signals; includes internal clamp diodes for overvoltage tolerance.
3 (GND)	Ground reference	0 V return path for all internal logic and output stages; must be low-inductance connection.
4 (Y)	3-state output	Drives HIGH/LOW when OE = LOW; presents >10 MΩ impedance when OE = HIGH.
5 (V_CC)	Positive supply	Primary power rail; decoupling capacitor (100 nF) required within 5 mm of this pin.

Key Features

Feature	Design Value
Wide temperature range	−40 °C to +125 °C operation confirmed per JEDEC JESD22-A108 - eliminates derating calculations for extended industrial environments.
Input clamp diodes	Integrated diodes on A and OE pins - permits safe interfacing to signals up to V_CC + 0.5 V using series resistors, reducing BOM count.
Symmetrical output impedance	Matched pull-up/pull-down strength - ensures consistent rise/fall times and minimizes signal distortion on shared bus lines.
Low dynamic power	CPD = 27 pF - limits switching power dissipation to <1.5 mW at 10 MHz, 5 V, supporting thermally constrained PCB layouts.
Latch-up immunity	Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events on I/O pins.

Applications

Industrial PLC I/O Expansion

Automotive Sensor Hub Interface

Use Scenario: Isolating microcontroller GPIO from noisy 24 V fieldbus transceivers in modular PLC backplanes.

IC Role / Device Role / Timing Role: Unidirectional 3-state buffer enabling controlled data injection into shared RS-485 or CAN physical layer buffers.

Use Value: Prevents bus contention during MCU reset by holding Y in high-Z until firmware initializes OE, eliminating spurious pulses.

Use Scenario: Level-shifting and enabling analog sensor data streams (e.g., pressure, temp) to an automotive-grade MCU ADC input.

IC Role / Device Role / Timing Role: TTL-compatible input buffer isolating sensitive ADC inputs from higher-voltage sensor conditioning circuitry.

Use Value: Eliminates need for discrete level translators while maintaining <12 ns propagation delay, preserving signal integrity for 100 kSPS sampling.

Portable Medical Device Data Routing

Consumer IoT Peripheral Multiplexing

Use Scenario: Managing shared SPI bus between low-power MCU and multiple disposable sensor cartridges in handheld diagnostics units.

IC Role / Device Role / Timing Role: Enable-gated signal repeater allowing one MCU to sequentially access multiple cartridge-specific SPI peripherals.

Use Value: Reduces system standby current by 18 μA per channel via <20 μA ICC, extending battery life in Class II medical devices.

Use Scenario: Consolidating GPIOs from a resource-limited Wi-Fi SoC to drive LED indicators, pushbuttons, and status LEDs on compact smart home hubs.

IC Role / Device Role / Timing Role: Low-pin-count bus buffer providing isolated, noise-immune control of discrete peripherals without FPGA or CPLD overhead.

Use Value: Achieves 1.7 mm × 1.3 mm footprint and 0.6 mm profile - fits beneath 0402 LEDs in 4-layer 1.6 mm thick PCBs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G126DBVR	CMOS input (V_IL ≤ 0.7×V_CC, V_IH ≥ 0.3×V_CC), 1.65–5.5 V supply, 3.5 ns t_pd typical	Better suited for mixed-voltage 1.8/3.3 V systems; lacks native TTL input compatibility	Select when interfacing with modern low-voltage MCUs and requiring faster switching; verify input threshold alignment with source logic family.
74AHC1G126SE-7	Higher drive (±8 mA), 2.0–5.5 V supply, 10 ns t_pd typical, no input clamps	Requires external clamping for overvoltage protection; wider V_CC range but less robust in noisy industrial settings	Choose for higher-speed, higher-drive needs where board-level ESD protection is already implemented and supply rails vary widely.

Compared with SN74LVC1G126DBVR and 74AHC1G126SE-7, the 74HCT1G126GV,125 uniquely balances TTL input compatibility, industrial temperature support, integrated clamping, and ultra-small SC-74A footprint-making it optimal for retrofitting legacy 5 V designs or space-constrained industrial interfaces where input robustness is prioritized over raw speed.

Availability

74HCT1G126GV,125 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive sensor hub interfaces, and portable medical device data routing requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74HCT1G126GV,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable, and energy-efficient components for automotive, industrial, mobile, and consumer electronics markets.

The 74HCT1G126GV,125 belongs to Nexperia's 74HCT logic family, engineered specifically for robust 5 V TTL-compatible interfacing in harsh environments-emphasizing latch-up immunity, wide temperature operation, and input overvoltage tolerance.

FAQ

Can 74HCT1G126GV,125 operate reliably at 3.3 V supply?

No. The 74HCT1G126GV,125 is specified only for 4.5 V to 5.5 V operation per its recommended conditions table. At 3.3 V, input thresholds fall outside TTL compatibility (V_IH min = 2.0 V requires ≥4.5 V V_CC), and output drive degrades below specification. Use 74LVC1G126 for 3.3 V systems.

What is the maximum capacitive load this device can drive while maintaining timing specs?

The datasheet specifies dynamic characteristics at CL = 50 pF. Propagation delay increases linearly with load capacitance; at CL = 100 pF, t_pd rises to ~15 ns (extrapolated from CPD = 27 pF and typical 11 ns @ 50 pF). For guaranteed timing compliance, keep total load ≤50 pF including trace and probe capacitance.

Does the SC-74A package support reflow soldering per IPC-J-STD-020?

Yes. The SC-74A (SOT753) package is qualified for standard Pb-free reflow per IPC-J-STD-020D, with peak temperature ≤260 °C and time above liquidus ≤60 seconds. Thermal pad is not present; standard 5-pad stencil design with 0.15 mm thickness is recommended.

How does the input clamping diode affect external resistor selection for overvoltage protection?

When interfacing to signals >V_CC + 0.5 V, the internal clamp diode conducts. To limit IIK ≤ ±20 mA (absolute max), use R ≥ |V_IN − (V_CC + 0.5)| / 20 mA. For example, with V_IN = 12 V and V_CC = 5 V, minimum R = (12 − 5.5) V / 0.02 A = 325 Ω.

74HCT1G126GV,125 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74HCT

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 6mA, 6mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-74A

74HCT1G126GV,125 FAQ

1.How can I place an order for 74HCT1G126GV,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT1G126GV,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT1G126GV,125 reliable?

The price and inventory of 74HCT1G126GV,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT1G126GV,125 is usually 5 days.

3.What payment methods are accepted for 74HCT1G126GV,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT1G126GV,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT1G126GV,125?

74HCT1G126GV,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT1G126GV,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT1G126GV,125?

For technical support, including 74HCT1G126GV,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT1G126GV,125 requirements.

6.How does Aetrix verify that 74HCT1G126GV,125 is sourced from the original manufacturer or authorized distributors?

All 74HCT1G126GV,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT1G126GV,125 meets industry standards.

7.What is the process for return or replacement of 74HCT1G126GV,125?

All 74HCT1G126GV,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT1G126GV,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT1G126GV,125 part is unused and in its original packaging.

Return procedure for 74HCT1G126GV,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…