Nexperia USA Inc. 74HCT1G126GW,165
- Part No.:
- 74HCT1G126GW,165
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74HCT1G126GW,165.pdf
- Description:
- IC BUF NON-INVERT 5.5V 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,138
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT1G126GW,165 from Nexperia is a single 3-state bus buffer/line driver with TTL-compatible inputs, operating from 4.5 V to 5.5 V supply, delivering ±6.0 mA output drive at VCC = 4.5 V, propagation delay of 11 ns (typ) at 4.5 V, and rated for -40 °C to +125 °C ambient. It enables bidirectional data isolation in low-pin-count digital interfaces such as I²C level-shifting bridges and microcontroller GPIO expansion.
For engineers reviewing the 74HCT1G126GW,165 datasheet, 74HCT1G126GW,165 pinout, 74HCT1G126GW,165 application, or 74HCT1G126GW,165 equivalent, key selection criteria include its TTL-level input thresholds (VIH = 2.0 V min, VIL = 0.8 V max), 3-state enable timing (ten = 10 ns typ, tdis = 12 ns typ), output drive capability under industrial temperature range, and TSSOP5 (SOT353-1) package compatibility with 0.65 mm pitch PCB layouts.
Technical Context
This device implements a non-inverting 3-state buffer with active-high output enable (OE). Its input stage includes clamp diodes enabling safe interfacing to voltages exceeding VCC when used with current-limiting resistors. The output stage provides symmetrical impedance and balanced propagation delays for clean signal integrity in bus-driving applications.
It complies with JEDEC JESD8C (2.7–3.6 V) and JESD7A (2.0–6.0 V) standards, supports HBM ESD immunity >2000 V and CDM >1000 V, and meets JESD78 Class II Level B latch-up performance (>100 mA). Static and dynamic characteristics are fully specified across -40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Ensures compatibility with 5 V logic systems while maintaining noise margin and stable 3-state control. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max - Guarantees reliable recognition of standard TTL logic levels across full temperature range. |
| Output Drive | ±6.0 mA at VCC = 4.5 V - Sufficient to drive 50 pF loads with <30 ns propagation delay in industrial environments. |
| Propagation Delay | 11 ns (typ) A→Y at VCC = 4.5 V, CL = 50 pF - Enables use in sub-30 MHz digital control paths without timing closure issues. |
| Enable/Disable Timing | ten = 10 ns (typ), tdis = 12 ns (typ) at VCC = 4.5 V - Supports fast bus arbitration and hot-swap-ready peripheral isolation. |
| Operating Temperature | -40 °C to +125 °C - Validated for under-hood automotive modules, industrial PLC I/O, and high-reliability embedded controllers. |
| Power Dissipation | CPD = 27 pF - Enables accurate dynamic power estimation (PD = CPD × VCC² × fi) for thermal-aware system design. |
Pinout & Package
TSSOP5 (SOT353-1) plastic thin shrink small outline package: 5-lead, 1.25 mm body width, 0.65 mm lead pitch, 1.1 mm height, surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output enable input | Active-high control: drives Y to high-impedance when LOW; enables buffered A→Y pass-through when HIGH. |
| 2 (A) | Data input | Non-inverting input accepting TTL-level signals; includes internal clamp diodes for overvoltage tolerance with external resistors. |
| 3 (GND) | Ground reference | 0 V return path for all internal circuitry and output current; must be low-impedance for noise immunity. |
| 4 (Y) | Data output | 3-state buffered output with symmetrical drive strength; high-impedance state isolates downstream bus segments. |
| 5 (VCC) | Supply voltage | +4.5 V to +5.5 V power rail; bypass capacitor (100 nF) required within 5 mm for stable switching performance. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible input levels | VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5–5.5 V - Eliminates need for external level translators when interfacing with legacy 5 V microcontrollers. |
| Clamp diode protected inputs | Enables safe interface to voltages > VCC using series current-limiting resistors - Reduces risk of damage during mixed-voltage board bring-up or hot-plug events. |
| Symmetrical output impedance | Matched pull-up/pull-down strength ensures consistent rise/fall times and minimizes bus skew in multi-drop configurations. |
| High-noise-immunity design | Hysteresis-free but CMOS-processed with >40 % noise margin at VCC = 5 V - Maintains logic integrity in electrically noisy industrial enclosures. |
| Latch-up immunity | Exceeds 100 mA per JESD78 Class II Level B - Prevents destructive latch-up during transient overcurrent events on shared PCB power rails. |
Applications
| Industrial Sensor Interface | I²C Bus Isolation |
|---|---|
Use Scenario: Isolating analog sensor ADC outputs from a noisy PLC backplane while preserving signal integrity during firmware updates. IC Role / Device Role / Timing Role: 3-state buffer controlling data flow between isolated sensor subsystem and main controller; enables glitch-free bus reconfiguration. Use Value: Prevents backfeeding into powered-down sensor sections and eliminates contention during hot-swap maintenance without requiring additional logic gates. | Use Scenario: Level-shifting and isolating I²C SDA/SCL lines between 3.3 V MCU and 5 V EEPROM in a medical diagnostic module. IC Role / Device Role / Timing Role: Bidirectional bus buffer with OE-controlled directionality; synchronizes with MCU clock edges to avoid bus lockup. Use Value: Meets I²C timing budgets (tpd ≤ 11 ns) while supporting 400 kHz operation and eliminating cross-talk between voltage domains. |
| Microcontroller GPIO Expansion | Legacy Peripheral Enable Control |
Use Scenario: Expanding limited GPIO count on an ARM Cortex-M0+ to drive multiple LED indicators and push-button inputs in a smart HVAC controller. IC Role / Device Role / Timing Role: Single-channel buffer enabling software-controlled activation of discrete peripherals; decouples MCU pin loading from external capacitance. Use Value: Reduces MCU I/O loading by >90 %, extends signal rise time margin, and allows independent reset sequencing of peripheral banks. | Use Scenario: Enabling/disabling legacy parallel-interface LCD modules during boot sequence in an automotive infotainment head unit. IC Role / Device Role / Timing Role: 3-state gate controlling data bus access to display controller; synchronized to bootloader handoff timing. Use Value: Prevents display initialization conflicts during firmware update mode and ensures deterministic bus release before main application startup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Lower VCC range (1.65–5.5 V); CMOS input thresholds; 32 mA drive at 3.3 V. | Better suited for mixed-voltage 3.3 V/5 V systems; higher drive supports heavier capacitive loads. | Select when interfacing with 1.8 V or 2.5 V logic; not drop-in due to VIH/VIL mismatch with TTL sources. |
| 74AHC1G126GW | Wider VCC range (2.0–5.5 V); CMOS inputs; faster tpd (8 ns typ at 5 V). | Superior speed for high-frequency control loops; lacks TTL input compatibility. | Choose for new 5 V-only designs prioritizing propagation delay; requires redesign if replacing TTL-driven circuits. |
Compared with SN74LVC1G126DBVR and 74AHC1G126GW, the 74HCT1G126GW,165 uniquely maintains TTL input compatibility at 5 V while delivering industrial-grade temperature support and proven robustness in legacy system upgrades-making it optimal for retrofitting and long-lifecycle industrial hardware.
Availability
74HCT1G126GW,165 is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus isolation, and microcontroller GPIO expansion requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for 74HCT1G126GW,165 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74HCT1G126GW,165 belongs to Nexperia's 74HCT logic family, engineered specifically for robust interoperability with legacy TTL systems while delivering CMOS efficiency and industrial temperature resilience.
FAQ
What is the maximum output current rating for 74HCT1G126GW,165 at 5 V supply?
The device delivers ±6.0 mA DC output current at VCC = 4.5 V, with VOL ≤ 0.33 V and VOH ≥ 3.84 V under those conditions. Absolute maximum output current is ±35.0 mA, but sustained operation above ±6.0 mA risks exceeding recommended operating limits and thermal derating thresholds in the TSSOP5 package.
Does 74HCT1G126GW,165 support operation at 3.3 V supply?
No. The 74HCT variant is specified only for 4.5 V to 5.5 V operation per JEDEC JESD8C compliance. At 3.3 V, input thresholds (VIH = 2.0 V min) become marginal, and static/dynamic parameters are not guaranteed. For 3.3 V systems, consider the 74LVC1G126 or 74AHC1G126 variants instead.
How does the clamp diode protection work on the input pins?
Internal clamp diodes connect each input (A, OE) to VCC and GND. When an input voltage exceeds VCC + 0.5 V or falls below GND − 0.5 V, current flows through the diode into/out of the supply rail. To prevent damage, external series resistors must limit current to ≤±20 mA, as defined in the Absolute Maximum Ratings table.
Can 74HCT1G126GW,165 be used in automotive applications?
While rated for -40 °C to +125 °C, this part is not AEC-Q200 qualified and lacks automotive-specific validation (e.g., HTOL, EFT, ISO 10605). Nexperia explicitly states non-automotive qualification in its legal disclaimers. Use only in non-safety-critical, non-life-support automotive subsystems-and only after full system-level qualification by the end customer.
74HCT1G126GW,165 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 6mA, 6mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74HCT1G126GW,165 FAQ
1.How can I place an order for 74HCT1G126GW,165 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT1G126GW,165 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT1G126GW,165 reliable?
The price and inventory of 74HCT1G126GW,165 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT1G126GW,165 is usually 5 days.
3.What payment methods are accepted for 74HCT1G126GW,165?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT1G126GW,165 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT1G126GW,165?
74HCT1G126GW,165 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT1G126GW,165 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT1G126GW,165?
For technical support, including 74HCT1G126GW,165 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT1G126GW,165 requirements.
6.How does Aetrix verify that 74HCT1G126GW,165 is sourced from the original manufacturer or authorized distributors?
All 74HCT1G126GW,165 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT1G126GW,165 meets industry standards.
7.What is the process for return or replacement of 74HCT1G126GW,165?
All 74HCT1G126GW,165 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT1G126GW,165, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT1G126GW,165 part is unused and in its original packaging.
Return procedure for 74HCT1G126GW,165:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT1G126GW,165 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)