NXP Semiconductors 74HCT221DB,112
- Part No.:
- 74HCT221DB,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HCT221DB,112.pdf
- Description:
- IC MULTIVIBRATOR 31NS 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT221DB,112 from Nexperia is a dual non-retriggerable monostable multivibrator with independent reset inputs, designed for precise pulse generation and timing control in digital logic systems. It features two identical monostable circuits, each with negative-edge (nA) and positive-edge (nB) trigger inputs, active-low reset (nRD), complementary outputs (nQ/nQ), and external REXT/CEXT timing control. Typical output pulse width stability is ±5%, with propagation delays as low as 21 ns at VCC = 4.5 V - used in debounce circuits, clock stretching, and event timing in industrial control modules.
For engineers reviewing the 74HCT221DB,112 datasheet, 74HCT221DB,112 pinout, 74HCT221DB,112 application, or 74HCT221DB,112 equivalent, key selection criteria include non-retriggerable behavior, Schmitt-trigger nB inputs for noise immunity, reset override capability, HCT-level TTL-compatible input thresholds, and SO16 package compatibility with legacy 74-series layouts.
Technical Context
The 74HCT221DB,112 implements two independent monostable multivibrators using high-speed Si-gate CMOS technology compliant with JEDEC 7A. Each circuit triggers on either nA (LOW-going) or nB (HIGH-going), with internal compensation ensuring pulse width independence from VCC and temperature variation.
Timing is set externally via REXT and CEXT pins (pins 7, 15, 6, 14); output pulse width follows tW = 0.7 × REXT × CEXT. The nB inputs include hysteresis for jitter-free triggering from slow-rising signals, and nRD provides asynchronous, overriding reset that forces nQ LOW and nQ HIGH regardless of ongoing timing cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HCT - TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5 V) |
| Propagation Delay (nA → nQ) | 26 ns typical at VCC = 4.5 V, CL = 50 pF - enables sub-40 ns timing resolution in synchronous edge detection |
| Output Pulse Width Range | 140 ns to 805 µs - adjustable via external REXT (2–1000 kΩ) and CEXT (no limits) per channel |
| Pulse Width Match | ±2% between channels at VCC = 4.5–5.5 V - critical for matched dual-timing applications like differential delay generation |
| Input Hysteresis (nB) | Typical ΔV = 0.8 V - rejects noise on slow-rising trigger lines without external filtering |
| Supply Voltage Range | 4.5 V to 5.5 V - compatible with standard 5 V logic rails and industrial 5 V ±10% supplies |
Pinout & Package
74HCT221DB,112 is housed in a 16-pin SO (Small Outline) package (SO16), 3.9 mm body width, 1.27 mm pitch, with gull-wing leads and moisture sensitivity level MSL3. Pin 8 is GND; pin 16 is VCC; pins 1/9, 2/10, 3/11, 4/12, 5/13, 6/14, 7/15 are functionally paired across both monostables.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 (1A, 2A) | Negative-edge trigger input | Triggers monostable on HIGH-to-LOW transition; no hysteresis; requires clean edge |
| 2, 10 (1B, 2B) | Positive-edge trigger input | Triggers on LOW-to-HIGH transition; includes Schmitt hysteresis for noise immunity |
| 3, 11 (1RD, 2RD) | Active-low reset input | Asynchronously terminates current output pulse and forces nQ LOW / nQ HIGH |
| 4, 12 (1Q, 2Q) | Active-low output | Drives LOW during monostable pulse; standard-output drive (±4 mA @ VCC = 4.5 V) |
| 5, 13 (1Q, 2Q) | Active-high output | Complementary to 1Q/2Q; matches timing and drive strength |
| 6, 14 (1CEXT, 2CEXT) | External capacitor connection | Connects timing capacitor CEXT; recommended to ground externally per datasheet Note |
| 7, 15 (1REXT/CEXT, 2REXT/CEXT) | Shared REXT/CEXT node | Connects timing resistor REXT; also accepts CEXT if used in single-capacitor configuration |
| 8 | GND | Ground reference for all internal logic and timing circuitry |
| 16 | VCC | Positive supply (4.5–5.5 V); powers both monostables and internal bias networks |
Key Features
| Feature | Design Value |
|---|---|
| Non-retriggerable operation | Prevents pulse extension during ongoing output period - essential for fixed-duration timing in safety-critical sequencing |
| Overriding active-low reset | Guarantees immediate termination of output pulse regardless of trigger state - used for emergency stop or mode switching |
| Pin-compatible with 74LS123 | Enables drop-in replacement in legacy LSTTL designs without PCB changes - maintains system backward compatibility |
| Internal temperature/VCC compensation | Maintains pulse width stability across −40 °C to +125 °C and 4.5–5.5 V - eliminates need for recalibration in wide-temp environments |
| Standard-output drive capability | Delivers ±4 mA at VCC = 4.5 V - directly interfaces with 74-series inputs, LEDs, and small-signal transistors without buffers |
Applications
| Industrial Pushbutton Debounce | Serial Data Clock Stretching |
|---|---|
Use Scenario: Mechanical pushbuttons in PLC I/O modules generate contact bounce lasting 5–20 ms. IC Role / Device Role / Timing Role: 74HCT221DB,112 acts as a hardware debouncer - one monostable triggered by button press (nB), generating a clean 20 ms LOW pulse at nQ. Use Value: Eliminates microcontroller polling or software debounce; pulse width set precisely via 100 nF/200 kΩ network (tW ≈ 14 ms). |
Use Scenario: I²C slave devices extend SCL low time to signal busy condition during EEPROM write cycles. IC Role / Device Role / Timing Role: 74HCT221DB,112 generates programmable clock-stretch duration - nA triggered by slave BUSY signal, nQ pulls SCL low for exact interval. Use Value: Provides deterministic, hardware-controlled stretch time (e.g., 500 µs via 100 nF/7.2 kΩ), avoiding timing violations in multi-master I²C buses. |
| Dual-Channel Event Timing | Reset-Synchronized Pulse Generation |
Use Scenario: Motor control board measures time between encoder A/B phase edges to compute speed and direction. IC Role / Device Role / Timing Role: Two 74HCT221DB,112 monostables independently time rising edges on CHA and CHB - nQ pulses fed to AND/OR logic for quadrature decoding. Use Value: ±2% pulse match ensures accurate phase difference measurement; independent REXT/CEXT allow asymmetric timing for direction bias compensation. |
Use Scenario: Microcontroller resets peripheral ICs synchronously after power-up, requiring precise hold-time on reset lines. IC Role / Device Role / Timing Role: 74HCT221DB,112 uses nRD tied to MCU's POR signal; nA triggered by stable clock - generates 100 ms nQ pulse to hold peripherals in reset. Use Value: Overrides any spurious trigger during power ramp; guarantees minimum reset assertion time independent of clock stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT123DB,112 | Retriggerable architecture; different timing equation (tW = 0.28 × REXT × CEXT); no nB hysteresis | Suitable where pulse extension on repeated triggers is required (e.g., missing-clock detection) | Select 74HCT123DB,112 only when retriggerability is explicitly needed - not a functional substitute for non-retriggerable timing |
| SN74LVC221APWR | 3.3 V only (1.65–3.6 V); different pinout (TSSOP-16); no nB hysteresis; lower drive (±24 mA) | Targeted for modern low-voltage mixed-signal systems; lacks noise-immune nB input | Choose SN74LVC221APWR for 3.3 V designs with space-constrained layouts; verify timing accuracy without hysteresis under EMI conditions |
Compared with 74HCT221DB,112, the 74HCT123DB,112 supports pulse retriggering but sacrifices noise immunity and exact pulse matching, while SN74LVC221APWR enables 3.3 V integration but removes critical hysteresis and alters timing behavior - neither offers pin-compatible or functionally identical replacement.
Availability
74HCT221DB,112 is available at Aetrix Electronics and suitable for industrial automation, automotive body control modules, and test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for 74HCT221DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor leader specializing in high-volume, high-reliability discrete, logic, and power MOSFET solutions for automotive, industrial, and computing markets.
The 74HCT221DB,112 belongs to Nexperia's 74HCT logic family - engineered for robust 5 V TTL-compatible operation in harsh environments, with emphasis on timing precision, noise resilience, and long-term manufacturability.
FAQ
What is the maximum recommended value for REXT in the 74HCT221DB,112?
The datasheet specifies REXT up to 1000 kΩ at VCC = 5.0 V. Using higher values increases susceptibility to leakage current errors and temperature drift, degrading pulse width accuracy. For stable operation across −40 °C to +125 °C, Nexperia recommends staying within 2–100 kΩ with 1% metal-film resistors. The 74HCT221DB,112's internal timing network is optimized for this range to maintain ±5% pulse variance.
Can the 74HCT221DB,112 operate with a single shared timing capacitor for both monostables?
Yes - pins 6 (2CEXT) and 14 (1CEXT) can be shorted and connected to one CEXT, while pins 7 and 15 serve as separate REXT nodes. This configuration allows synchronized pulse widths with independent duration control. However, the 74HCT221DB,112 datasheet notes that grounding pins 6 and 14 externally to GND is recommended unless actively used, so shared-C use requires careful layout to avoid parasitic coupling.
Does the 74HCT221DB,112 support operation below 4.5 V?
No - the 74HCT221DB,112 is specified only for VCC = 4.5 V to 5.5 V. At 4.0 V, input thresholds fall outside HCT compliance (VIH min drops below 2.0 V), propagation delays increase unpredictably, and pulse width accuracy degrades beyond ±15%. For 3 V operation, Nexperia's 74LVC221A is the designated alternative, not the 74HCT221DB,112.
How does the nB input hysteresis improve noise immunity in the 74HCT221DB,112?
The nB inputs feature built-in Schmitt-trigger hysteresis with typical threshold separation of 0.8 V (e.g., 1.0 V low-to-high, 1.8 V high-to-low). This prevents multiple false triggers from slow-rising or noisy signals - such as those from long PCB traces or unshielded sensors - by requiring a full voltage swing across the hysteresis band before recognition. The 74HCT221DB,112 leverages this to enable reliable triggering without external RC filters in electrically noisy industrial settings.
Is the 74HCT221DB,112 pin-compatible with the original Philips 74HCT221DB?
Yes - the 74HCT221DB,112 is the direct successor to the Philips Semiconductors 74HCT221DB, retaining identical pinout, electrical specifications, and package dimensions. Following Nexperia's 2017 spin-off, all documentation, manufacturing, and quality control were transferred without change; the "112" suffix denotes the same SO16 package variant previously offered by Philips.
74HCT221DB,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 31 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HCT221DB,112 FAQ
1.How can I place an order for 74HCT221DB,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT221DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT221DB,112 reliable?
The price and inventory of 74HCT221DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT221DB,112 is usually 5 days.
3.What payment methods are accepted for 74HCT221DB,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT221DB,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT221DB,112?
74HCT221DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT221DB,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT221DB,112?
For technical support, including 74HCT221DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT221DB,112 requirements.
6.How does Aetrix verify that 74HCT221DB,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT221DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT221DB,112 meets industry standards.
7.What is the process for return or replacement of 74HCT221DB,112?
All 74HCT221DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT221DB,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT221DB,112 part is unused and in its original packaging.
Return procedure for 74HCT221DB,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT221DB,112 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

