Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74HCT2G126GD,125

Name: 74HCT2G126GD,125
Brand: NXP Semiconductors
SKU: 74HCT2G126GD,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT2G126GD,125

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-XFDFN

Datasheet:: 74HCT2G126GD,125.pdf

Description:: IC BUFFER NON-INVERT 5.5V 8XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,673

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT2G126GD,125 from NXP Semiconductors is a dual 3-state buffer/line driver optimized for TTL-level input compatibility and high-noise immunity in space-constrained logic interfaces. It operates from 4.5 V to 5.5 V, delivers ±6 mA output drive at V_CC = 4.5 V, supports −40 °C to +125 °C ambient range, and uses XSON8 (3 × 2 × 0.5 mm) packaging-enabling use in industrial I/O expansion and bidirectional bus isolation circuits.

For engineers reviewing the 74HCT2G126GD,125 datasheet, 74HCT2G126GD,125 pinout, 74HCT2G126GD,125 application, or 74HCT2G126GD,125 equivalent, key selection criteria include TTL-compatible input thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V), symmetrical propagation delay (15–36 ns @ 4.5 V), low OFF-state current (≤ ±10 µA), and XSON8 thermal performance (P_tot derating starts at 118 °C).

Technical Context

This device implements two independent non-inverting buffers, each with dedicated 3-state output enable (nOE) control. Each channel features integrated input clamp diodes enabling safe interfacing to voltages exceeding V_CC when used with external current-limiting resistors.

Its TTL-input logic family ensures direct compatibility with legacy 5 V microcontroller GPIOs and standard logic families without level-shifting. The XSON8 package provides low thermal resistance and minimal PCB footprint while maintaining JEDEC-standard pinout alignment with TSSOP8 and VSSOP8 variants.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	4.5 V to 5.5 V - Ensures stable operation across industrial 5 V rails with ±5% tolerance.
Input logic type	TTL-level - Accepts 0.8 V max V_IL and 2.0 V min V_IH, matching standard 5 V logic outputs.
Output drive	±6.0 mA @ V_CC = 4.5 V - Sufficient to drive 50 pF loads with <36 ns propagation delay and <18 ns transition time.
Operating temperature	−40 °C to +125 °C - Qualified for under-hood automotive modules and industrial motor control environments.
OFF-state leakage	≤ ±10 µA @ V_CC = 5.5 V - Minimizes power loss during bus contention or standby in multi-drop systems.
ESD rating	HBM > 2000 V, MM > 200 V - Provides robust handling integrity during automated assembly and field service.
Package	XSON8 (SOT996-2), 3 × 2 × 0.5 mm - Enables high-density routing on compact PCBs with no leads and bottom-terminal soldering.

Pinout & Package

XSON8 (SOT996-2) package: leadless, 8-terminal, 0.5 mm pitch, body dimensions 3.0 × 2.0 × 0.5 mm, thermal pad optional, pin 1 marked by index area on lower-left corner.

Pin/Terminal	Circuit Role	Design Meaning
1, 7	nOE (output enable)	Active-low control per buffer; drives output to high-impedance Z-state when HIGH.
2, 5	nA (data input)	Non-inverting TTL-compatible input; clamped to prevent overvoltage damage.
3, 6	nY (data output)	Buffered output with symmetrical rise/fall times and matched impedance.
4	GND	Reference ground terminal; must be connected to system 0 V plane for noise immunity.
8	V_CC	Primary supply rail; decoupling capacitor (100 nF) required within 3 mm of this terminal.

Key Features

Feature	Design Value
TTL-compatible inputs	Guarantees interoperability with legacy 5 V MCUs and logic without external level shifters.
Symmetrical output impedance	Enables matched rise/fall timing critical for clean signal integrity on shared buses.
Clamp diode protection	Allows safe interface to signals up to V_CC + 0.5 V using series current-limiting resistors.
Balanced propagation delays	tpd variation ≤ 4 ns between channels ensures deterministic timing in parallel data paths.
Low dynamic power dissipation	CPD = 11 pF per buffer enables sub-100 µW/MHz operation at 4.5 V supply.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Isolating microcontroller GPIOs from noisy 24 V sensor/actuator lines in modular I/O cards. IC Role / Device Role / Timing Role: Dual 3-state buffer providing direction-controlled signal conditioning and bus contention management. Use Value: TTL input compatibility eliminates level-shifter components; XSON8 footprint reduces board area by 40% vs. TSSOP8.	Use Scenario: Enabling/disabling communication between MCU and LIN transceiver or lamp driver ICs. IC Role / Device Role / Timing Role: Bidirectional bus gate with fast enable/disable (11–38 ns) for synchronized peripheral power sequencing. Use Value: −40 °C to +125 °C rating ensures reliability in engine bay locations; low OFF-state current minimizes sleep-mode leakage.
Consumer Set-Top Box Backplane	Medical Diagnostic Equipment Interface
Use Scenario: Buffering HDMI CEC or IR remote control signals across internal backplane traces. IC Role / Device Role / Timing Role: Signal repeater with controlled edge rates to suppress EMI in mixed-signal enclosures. Use Value: 6 ns input transition rate support prevents timing violations; 1.5 pF output capacitance maintains signal fidelity at 1 MHz.	Use Scenario: Interfacing FPGA I/O banks to analog front-end ADCs/DACs requiring isolated digital control lines. IC Role / Device Role / Timing Role: Logic-level translator and noise barrier between digital control domain and sensitive analog subsystems. Use Value: High noise immunity (>400 mV noise margin at 4.5 V) prevents spurious toggling near MRI or RF sources.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Isolating microcontroller GPIOs from noisy 24 V sensor/actuator lines in modular I/O cards.

IC Role / Device Role / Timing Role: Dual 3-state buffer providing direction-controlled signal conditioning and bus contention management.

Use Value: TTL input compatibility eliminates level-shifter components; XSON8 footprint reduces board area by 40% vs. TSSOP8.

Use Scenario: Enabling/disabling communication between MCU and LIN transceiver or lamp driver ICs.

IC Role / Device Role / Timing Role: Bidirectional bus gate with fast enable/disable (11–38 ns) for synchronized peripheral power sequencing.

Use Value: −40 °C to +125 °C rating ensures reliability in engine bay locations; low OFF-state current minimizes sleep-mode leakage.

Consumer Set-Top Box Backplane

Medical Diagnostic Equipment Interface

Use Scenario: Buffering HDMI CEC or IR remote control signals across internal backplane traces.

IC Role / Device Role / Timing Role: Signal repeater with controlled edge rates to suppress EMI in mixed-signal enclosures.

Use Value: 6 ns input transition rate support prevents timing violations; 1.5 pF output capacitance maintains signal fidelity at 1 MHz.

Use Scenario: Interfacing FPGA I/O banks to analog front-end ADCs/DACs requiring isolated digital control lines.

IC Role / Device Role / Timing Role: Logic-level translator and noise barrier between digital control domain and sensitive analog subsystems.

Use Value: High noise immunity (>400 mV noise margin at 4.5 V) prevents spurious toggling near MRI or RF sources.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G126DCUR	Lower V_CC range (1.65–5.5 V); CMOS input; 32 mA drive capability.	Better suited for mixed-voltage systems (1.8 V/3.3 V/5 V) but lacks native TTL input compatibility.	Select when interfacing with 1.8 V or 3.3 V controllers; verify input threshold alignment with source drivers.
74AHC2G126GW,125	CMOS input; wider V_CC (2.0–5.5 V); faster tpd (10 ns typ @ 5 V); higher ICC (20 µA max).	Optimized for speed-critical 3.3 V designs; not TTL-input compatible.	Prefer for high-speed 3.3 V bus buffering where input voltage levels match CMOS thresholds.

Compared with SN74LVC2G126DCUR and 74AHC2G126GW,125, the 74HCT2G126GD,125 uniquely guarantees TTL-level input recognition at 5 V while maintaining identical XSON8 mechanical form factor and −40 °C to +125 °C qualification-making it the only drop-in replacement for legacy 5 V logic upgrades requiring zero firmware or layout changes.

Availability

74HCT2G126GD,125 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, consumer set-top box backplanes, and medical diagnostic equipment interfaces requiring stable component supply across extended temperature ranges.

Supply support for 74HCT2G126GD,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in logic, interface, and power management ICs.

The 74HCT2G126GD,125 belongs to NXP's 74HCT logic family-designed specifically for robust 5 V TTL-compatible interfacing in harsh-environment embedded systems where reliability, noise immunity, and long-term supply stability are critical.

FAQ

What is the maximum operating voltage for the 74HCT2G126GD,125?

The 74HCT2G126GD,125 has a maximum recommended supply voltage of 5.5 V. Absolute maximum rating is +7.0 V, but operation above 5.5 V violates JEDEC 7A compliance and risks parametric shift or accelerated wear-out. For reliable long-term function, maintain V_CC between 4.5 V and 5.5 V as specified in Table 6 of the NXP datasheet.

Does the 74HCT2G126GD,125 support 3.3 V logic inputs?

No-the 74HCT2G126GD,125 is TTL-input optimized with V_IH minimum of 2.0 V and V_IL maximum of 0.8 V at V_CC = 4.5 V to 5.5 V. A 3.3 V logic HIGH may fall below the guaranteed V_IH threshold, causing unreliable switching. For 3.3 V systems, consider SN74LVC2G126DCUR instead.

What is the thermal derating behavior of the 74HCT2G126GD,125 in XSON8 package?

The 74HCT2G126GD,125 in XSON8 (SOT996-2) begins linear thermal derating of total power dissipation above 118 °C at 7.8 mW/K. At 125 °C ambient, P_tot must be reduced to 245 mW from the 300 mW maximum rated at 25 °C-requiring careful thermal design in sealed enclosures or high-power density layouts.

Can the 74HCT2G126GD,125 be used with V_CC = 3.3 V?

No-74HCT logic requires V_CC ≥ 4.5 V to guarantee TTL input thresholds and full output drive strength. At 3.3 V, V_IH falls below specification (2.0 V min), resulting in undefined logic states. Use 74LVC or 74AHC variants for 3.3 V operation.

Is the 74HCT2G126GD,125 pin-compatible with other 74HCT2G126 package variants?

Yes-the 74HCT2G126GD,125 shares identical pin numbering and function mapping with 74HCT2G126DP (TSSOP8) and 74HCT2G126DC (VSSOP8), per Figures 4 and 5 in the NXP datasheet. All three use the same 1–8 pin order: 1OE, 1A, 2Y, GND, 2A, 1Y, 2OE, V_CC.

74HCT2G126GD,125 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HCT

Package/Case:: 8-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 6mA, 6mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON, SOT996-2 (2x3)

74HCT2G126GD,125 FAQ

1.How can I place an order for 74HCT2G126GD,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT2G126GD,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT2G126GD,125 reliable?

The price and inventory of 74HCT2G126GD,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT2G126GD,125 is usually 5 days.

3.What payment methods are accepted for 74HCT2G126GD,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT2G126GD,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT2G126GD,125?

74HCT2G126GD,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT2G126GD,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT2G126GD,125?

For technical support, including 74HCT2G126GD,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT2G126GD,125 requirements.

6.How does Aetrix verify that 74HCT2G126GD,125 is sourced from the original manufacturer or authorized distributors?

All 74HCT2G126GD,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT2G126GD,125 meets industry standards.

7.What is the process for return or replacement of 74HCT2G126GD,125?

All 74HCT2G126GD,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT2G126GD,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT2G126GD,125 part is unused and in its original packaging.

Return procedure for 74HCT2G126GD,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…