My Inquiry
My Account
Nexperia USA Inc. 74HCT390DB,118
- Part No.:
- 74HCT390DB,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Counters, Dividers
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HCT390DB,118.pdf
- Description:
- IC DECADE COUNTR DL 4BIT 16SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,081
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT390DB,118 from Nexperia is a dual 4-bit decade ripple counter IC with two independent divide-by-2 and two divide-by-5 sections, TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), asynchronous master reset per section, and SO16 package. It supports BCD or bi-quinary decade counting and enables frequency division by 2, 4, 5, 10, 20, 25, 50, or 100 in industrial timing and digital logic systems.
For engineers reviewing the 74HCT390DB,118 datasheet, 74HCT390DB,118 pinout, 74HCT390DB,118 application, or 74HCT390DB,118 equivalent, key selection criteria include TTL-level input compatibility, dual asynchronous reset capability, ripple-counter propagation delays (tpd ≤ 51 ns @ VCC = 4.5 V), SO16 thermal derating (12.4 mW/K above 110 °C), and operation across -40 °C to +125 °C.
Technical Context
This device implements two physically separate 4-bit ripple counters, each composed of cascaded edge-triggered D-type flip-flops. Each counter has dedicated clock inputs (1CP0/1CP1 and 2CP0/2CP1) triggered on HIGH-to-LOW transitions and independent master reset inputs (1MR/2MR) that asynchronously force all four outputs LOW.
BCD operation connects 1Q0 to 2CP1 for decade counting (0–9), while bi-quinary mode connects 1Q3 to 2CP0 to generate five-state + two-state sequences. Output drive strength is rated at ±4.0 mA (VOH/VOL), and input clamp diodes permit safe interfacing to voltages exceeding VCC when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 4.5 V to 5.5 V - Ensures stable operation with standard 5 V TTL/CMOS rails and rejects supply noise up to ±0.5 V. |
| Input threshold (TTL) | VIH ≥ 2.0 V, VIL ≤ 0.8 V - Guarantees reliable interfacing with legacy 5 V TTL logic without level shifters. |
| Max clock frequency | 55 MHz @ VCC = 4.5 V - Supports high-speed divide-by-2 and divide-by-5 stages in timing-critical digital subsystems. |
| Propagation delay | tpd ≤ 51 ns (nCP1 to nQ3, VCC = 4.5 V) - Determines worst-case ripple-through latency across full decade count sequence. |
| Operating temperature | -40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLCs, and extended-range instrumentation. |
| Output drive | ±4.0 mA @ VOH/VOL - Sufficient to directly drive multiple 74-series inputs or small LED indicators without buffers. |
| Power dissipation | Ptot = 500 mW (SO16), derates 12.4 mW/K above 110 °C - Defines thermal management requirements for continuous high-frequency operation. |
Pinout & Package
74HCT390DB,118 uses the SOT109-1 (SO16) plastic small outline package: 16-pin, 3.9 mm body width, 1.27 mm lead pitch, surface-mount compatible, with standard JEDEC MS-012 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 (1CP0, 2CP0) | Divide-by-2 clock input | HIGH-to-LOW edge-triggered; initiates toggle of Q0 output in respective counter section. |
| 2, 14 (1MR, 2MR) | Asynchronous master reset | Active-HIGH; forces all four outputs (Q0–Q3) LOW regardless of clock state - critical for deterministic startup. |
| 3, 5, 6, 7 (1Q0–1Q3) | First decade outputs | Binary-coded outputs for first 4-bit counter; Q0 is LSB, Q3 is MSB in BCD configuration. |
| 4, 12 (1CP1, 2CP1) | Divide-by-5 clock input | HIGH-to-LOW edge-triggered; advances second stage only after first stage completes its divide-by-2 cycle. |
| 8 | GND | Reference ground for all internal logic and I/O - must be low-impedance to minimize switching noise coupling. |
| 9–13 (2Q3–2Q0) | Second decade outputs | Independent binary outputs for second counter; enable dual simultaneous decade counting or cascaded division. |
| 16 | VCC | +5 V supply rail; decoupling capacitor (100 nF) required within 5 mm for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent decade counters | Two fully isolated 4-bit ripple counters share no internal signal paths - enables concurrent BCD and bi-quinary timing in one IC. |
| TTL-compatible inputs | VIH ≥ 2.0 V and VIL ≤ 0.8 V at 4.5–5.5 V - eliminates need for external level translators when interfacing with legacy 74LS or microcontroller GPIOs. |
| Configurable division ratios | Supports divide-by-2, 4, 5, 10, 20, 25, 50, and 100 via external feedback routing - reduces component count in programmable clock trees. |
| Asynchronous reset per section | 1MR and 2MR allow independent clearing of each decade counter - essential for multi-phase synchronization in motor control sequencers. |
| ESD robustness | HBM > 2000 V, CDM > 1000 V - withstands handling and board assembly without special ESD precautions. |
Applications
| Industrial PLC Timing Modules | Digital Panel Meter Counters |
|---|---|
|
Use Scenario: Generating precise 1 Hz, 10 Hz, and 100 Hz timing references from a 1 MHz crystal oscillator in programmable logic controllers. IC Role / Device Role / Timing Role: Ripple counter performing cascaded divide-by-10 and divide-by-100 functions to derive sub-second intervals for scan-cycle synchronization. Use Value: Eliminates need for microcontroller-based timing firmware; provides deterministic, jitter-free division with zero software overhead. |
Use Scenario: Converting analog-to-digital converter (ADC) output pulses into decimal digits for 3½-digit LED display in bench multimeters. IC Role / Device Role / Timing Role: BCD decade counter driving 7-segment decoder ICs, synchronized to ADC conversion completion signal. Use Value: Enables direct hardware-based digit accumulation without CPU polling or interrupt latency, improving measurement update rate. |
| Legacy Equipment Interface Adapters | Bi-Quinary Encoder Circuits |
|
Use Scenario: Interfacing modern FPGA I/O banks to vintage TTL-based test equipment requiring synchronous 5 V logic-level pulse trains. IC Role / Device Role / Timing Role: Level-shifting and frequency-dividing interface IC accepting 3.3 V FPGA clocks and delivering clean 5 V TTL-compatible outputs. Use Value: Bridges voltage and timing domain mismatches without discrete transistor buffers or complex level-shifters. |
Use Scenario: Implementing bi-quinary coded decimal (2-of-7) encoding for fault-tolerant voting logic in aerospace telemetry subsystems. IC Role / Device Role / Timing Role: Configured in bi-quinary mode (Q3 → CP0) to generate orthogonal 5-state + 2-state output patterns for redundancy checking. Use Value: Provides inherent single-point-failure detection via dual-output parity - Q0 toggles every 5 counts, Q3 toggles every 2 counts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual decade counter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC390DB,118 | CMOS input thresholds (VIH = 3.15 V min @ VCC = 4.5 V); lower ICC (8 μA typ) | Better noise immunity in mixed-signal boards; unsuitable for direct TTL bus interfacing | Select when interfacing exclusively with CMOS or 3.3 V logic with level translation. |
| SN74LS390N | Bipolar TTL process; VIH = 2.0 V, VIL = 0.8 V; higher power (ICC = 25 mA typ); slower (fmax = 30 MHz) | Compatible with legacy 74LS systems but requires heatsinking at high duty cycles | Choose only for drop-in replacement in existing LS-based designs where timing margin exists. |
Compared with 74HC390DB,118 and SN74LS390N, the 74HCT390DB,118 uniquely balances TTL input compatibility, low static power, and 55 MHz operation - making it optimal for new 5 V digital systems bridging legacy and modern logic families.
Availability
74HCT390DB,118 is available at Aetrix Electronics and suitable for industrial PLC timing modules, digital panel meter counters, legacy equipment interface adapters, and bi-quinary encoder circuits requiring stable component supply across extended temperature ranges.
Supply support for 74HCT390DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET components for automotive, industrial, and consumer markets.
The 74HCT390 belongs to Nexperia's industry-standard 74HCT logic family, designed specifically to provide TTL-compatible input behavior with CMOS power efficiency for seamless integration into mixed-voltage 5 V systems.
FAQ
What is the maximum operating frequency of the 74HCT390DB,118?
The maximum clock frequency is 55 MHz at VCC = 4.5 V and Tamb = 25 °C, measured at the nCP0/nCP1 inputs with CL = 15 pF. At full temperature range (-40 °C to +125 °C), fmax drops to 18 MHz due to increased propagation delay and reduced drive strength. This rating applies to individual clock inputs - cascaded ripple operation reduces effective system frequency.
Can the 74HCT390DB,118 be used in BCD and bi-quinary modes simultaneously?
No - the device contains two independent decade counters, but each counter must be configured exclusively as either BCD (Q0→CP1) or bi-quinary (Q3→CP0). Simultaneous dual-mode operation is not supported because internal feedback paths are external and mutually exclusive per section. However, one section can run BCD while the other runs bi-quinary if externally wired accordingly.
Does the 74HCT390DB,118 require external pull-up or pull-down resistors on unused inputs?
No - all inputs feature integrated clamp diodes and have defined VIH/VIL thresholds. Unused inputs must be tied HIGH or LOW to prevent floating states that cause increased ICC and potential oscillation. Leaving inputs unconnected violates recommended operating conditions and may induce latch-up under ESD stress.
How does the asynchronous master reset affect output timing?
A HIGH applied to 1MR or 2MR forces all four associated outputs (Q0–Q3) LOW within tPHL ≤ 54 ns (VCC = 4.5 V), independent of clock edges. The reset overrides ongoing counting and takes priority over all clock inputs - ensuring deterministic state recovery even mid-count, critical for safety-related sequencing logic.
74HCT390DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Counter, Decade
- Direction:
- Up
- Number of Elements:
- 2
- Number of Bits per Element:
- 4
- Reset:
- Asynchronous
- Timing:
- -
- Count Rate:
- 55 MHz
- Trigger Type:
- Negative Edge
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HCT390DB,118 FAQ
1.How can I place an order for 74HCT390DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT390DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT390DB,118 reliable?
The price and inventory of 74HCT390DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT390DB,118 is usually 5 days.
3.What payment methods are accepted for 74HCT390DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT390DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT390DB,118?
74HCT390DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT390DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT390DB,118?
For technical support, including 74HCT390DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT390DB,118 requirements.
6.How does Aetrix verify that 74HCT390DB,118 is sourced from the original manufacturer or authorized distributors?
All 74HCT390DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT390DB,118 meets industry standards.
7.What is the process for return or replacement of 74HCT390DB,118?
All 74HCT390DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT390DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT390DB,118 part is unused and in its original packaging.
Return procedure for 74HCT390DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT390DB,118 Tags
-
74HC393BQ,115
Nexperia USA Inc.
-
SN74LV8154PWR
Texas Instruments
-
MC14516BDR2G
onsemi
-
MC14020BDR2G
onsemi
-
MC100EP32DTR2G
onsemi
-
MC100EP016AMNG
onsemi
-
MC100EP016AFAG
onsemi
-
SN74LV163ADR
Texas Instruments
-
SN74LV163APWR
Texas Instruments
-
SN74HC393DR
Texas Instruments
-
SN74HC161DR
Texas Instruments
-
SN74HC163DR
Texas Instruments
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
