Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

NXP Semiconductors 74HCT4046AD,118

Name: 74HCT4046AD,118
Brand: NXP Semiconductors
SKU: 74HCT4046AD,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT4046AD,118

Manufacturer:: NXP Semiconductors

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: 74HCT4046AD,118.pdf

Description:: NEXPERIA 74HCT4046AD - PLL FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:64,390

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT4046AD,118 from Nexperia is a high-speed CMOS phase-locked loop (PLL) IC with integrated voltage-controlled oscillator (VCO), three selectable phase comparators (EXOR, edge-triggered J-K, and RS flip-flop), VCO inhibit control, and demodulator output. It operates from 3.0 V to 6.0 V (VCO section) and supports center frequencies up to 17 MHz at V_CC = 4.5 V. It is used in FM demodulation, frequency synthesis, tone decoding, and motor-speed control circuits.

For engineers reviewing the 74HCT4046AD,118 datasheet, 74HCT4046AD,118 pinout, 74HCT4046AD,118 application, or 74HCT4046AD,118 equivalent, key selection criteria include VCO linearity (±0.4% relative frequency variation), low temperature drift (0.15%/K), 16-pin SO16 package compatibility, and support for AC/DC-coupled signal inputs with self-biasing amplifier.

Technical Context

The 74HCT4046AD,118 implements a second-order PLL using an external passive low-pass filter and one capacitor (C1 between pins C1A/C1B) plus one or two resistors (R1/R2). Its VCO achieves excellent linearity via linear op-amp techniques and provides a demodulator output (DEM_OUT) that mirrors VCO_IN voltage without threshold offset.

All three phase comparators share a common signal input amplifier and comparator input. PC1 (EXOR) requires 50% duty-cycle inputs for maximum lock range; PC2 (J-K) and PC3 (RS) are edge-triggered and tolerate arbitrary duty cycles. PC2 delivers 3-state output and locked-status indication via PCP_OUT.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage (VCO)	3.0 V to 6.0 V - defines minimum operating headroom for VCO biasing and linearity
Center Frequency (f₀)	17 MHz (typical at V_CC = 4.5 V) - sets usable PLL bandwidth for FM demodulation or frequency multiplication
VCO Linearity (Δf/f)	±0.4% (at V_CC = 4.5 V, R1 = 100 kΩ, C1 = 100 pF) - ensures predictable frequency tuning vs. control voltage
Temp Drift (Δf/ΔT)	0.15 %/K - enables stable operation across industrial temperature range (−40 °C to +125 °C)
Phase Comparators	Three independent: PC1 (EXOR), PC2 (edge-triggered J-K), PC3 (edge-triggered RS) - allows selection based on noise immunity, lock range, or duty-cycle tolerance
INH Input Logic Level	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V (at V_CC = 4.5–5.5 V) - TTL-compatible inhibit control for standby power reduction
Package	SO16 (SOT109-1), 3.9 mm body width - standard surface-mount footprint compatible with automated assembly

Pinout & Package

74HCT4046AD,118 uses the plastic small outline package (SO16, SOT109-1) with 16 leads and 3.9 mm body width. Pin numbering follows standard dual-inline-outline convention with pin 1 at top-left corner (notch or dot indicator).

Pin/Terminal	Circuit Role	Design Meaning
1 (PCP_OUT)	Phase comparator pulse output	Active-HIGH logic-level signal indicating PLL lock status when using PC2
2 (PC1_OUT)	Phase comparator 1 output	EXOR-based error signal; average DC level proportional to phase difference between SIG_IN and COMP_IN
3 (COMP_IN)	Comparator input	Reference input for all three phase comparators; accepts DC- or AC-coupled signals with self-biasing
4 (VCO_OUT)	VCO output	50% duty-cycle square wave; directly connectable to COMP_IN or external frequency divider
5 (INH)	Inhibit input	TTL-compatible control: LOW enables VCO/demodulator; HIGH disables both to minimize standby current
6 (C1A) / 7 (C1B)	VCO capacitor terminals	Connect external timing capacitor (C1) across these pins; value sets VCO frequency range (40 pF to no limit)
8 (GND)	Ground reference	0 V return path for all internal circuitry and external passive components
9 (VCO_IN)	VCO control input	Analog voltage input (1.1 V to 3.4 V at V_CC = 4.5 V) that directly tunes VCO frequency
10 (DEM_OUT)	Demodulator output	Buffered replica of VCO_IN voltage; eliminates threshold drop for accurate low-pass filtering
11 (R1) / 12 (R2)	VCO resistor terminals	Connect external timing resistors; R1 sets base frequency, R2 adds offset; parallel R1\|\|R2 > 2.7 kΩ required
13 (PC2_OUT)	Phase comparator 2 output	3-state up/down current source output; drives low-pass filter to adjust VCO_IN; enables frequency acquisition
14 (SIG_IN)	Signal input	Main input for PLL reference signal; self-biased for small AC signals or direct-coupled for large swings
15 (PC3_OUT)	Phase comparator 3 output	RS flip-flop-based error signal; higher voltage swing than PC2 but greater ripple content
16 (VCC)	Supply voltage	Power rail for digital logic (2.0–6.0 V) and VCO section (3.0–6.0 V); decoupling capacitor required

Key Features

Feature	Design Value
VCO-Inhibit Control	Enables full VCO shutdown via TTL-level INH pin, reducing standby current to ≤8 μA
Three Selectable Phase Comparators	PC1 (EXOR), PC2 (J-K), and PC3 (RS) allow trade-off between lock range, noise immunity, and duty-cycle tolerance
Zero-Voltage Offset Demodulator	DEM_OUT exactly tracks VCO_IN voltage, eliminating design margin loss from diode-drop errors in filter design
Self-Biasing Input Amplifier	Automatically centers small AC-coupled signals within linear region of SIG_IN/COMP_IN amplifiers
High VCO Input Impedance	Reduces loading on external low-pass filter, enabling wide selection of R/C values without gain error
TTL-Compatible Inputs	INH, SIG_IN, and COMP_IN meet 74HCT logic thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V at V_CC = 4.5–5.5 V)

Applications

FM Demodulation	Frequency Synthesis
Use Scenario: Recovering audio from broadcast FM signals in consumer radio receivers or wireless microphones. IC Role / Device Role / Timing Role: PLL acts as synchronous demodulator where VCO tracks carrier frequency and PC2 generates baseband audio from phase error. Use Value: Enables distortion-free demodulation with ±0.4% VCO linearity and 0.15%/K thermal stability over −40 °C to +125 °C.	Use Scenario: Generating precise clock multiples (e.g., 100 MHz from 10 MHz crystal) in FPGA or microcontroller clock trees. IC Role / Device Role / Timing Role: PLL functions as frequency multiplier using PC1 or PC2 with programmable divide-by-N feedback. Use Value: Supports center frequencies up to 17 MHz at 4.5 V, with external R/C tuning enabling exact ratio synthesis.
Tone Decoding	Motor-Speed Control
Use Scenario: Detecting DTMF or sub-audible tones in security systems or telecom equipment. IC Role / Device Role / Timing Role: PLL locks to incoming tone; DEM_OUT voltage indicates frequency deviation for digital decoding. Use Value: Self-biasing input handles small AC-coupled tones; PC3 provides high-sensitivity detection with wide capture range.	Use Scenario: Closed-loop speed regulation of DC motors in industrial actuators or HVAC blowers. IC Role / Device Role / Timing Role: PLL compares tachometer feedback (COMP_IN) against reference frequency (SIG_IN) to generate PWM-adjusting VCO_IN voltage. Use Value: VCO inhibit (INH) enables rapid motor stop/start; low-frequency drift ensures consistent RPM under thermal load.

FM Demodulation

Frequency Synthesis

Use Scenario: Recovering audio from broadcast FM signals in consumer radio receivers or wireless microphones.

IC Role / Device Role / Timing Role: PLL acts as synchronous demodulator where VCO tracks carrier frequency and PC2 generates baseband audio from phase error.

Use Value: Enables distortion-free demodulation with ±0.4% VCO linearity and 0.15%/K thermal stability over −40 °C to +125 °C.

Use Scenario: Generating precise clock multiples (e.g., 100 MHz from 10 MHz crystal) in FPGA or microcontroller clock trees.

IC Role / Device Role / Timing Role: PLL functions as frequency multiplier using PC1 or PC2 with programmable divide-by-N feedback.

Use Value: Supports center frequencies up to 17 MHz at 4.5 V, with external R/C tuning enabling exact ratio synthesis.

Tone Decoding

Motor-Speed Control

Use Scenario: Detecting DTMF or sub-audible tones in security systems or telecom equipment.

IC Role / Device Role / Timing Role: PLL locks to incoming tone; DEM_OUT voltage indicates frequency deviation for digital decoding.

Use Value: Self-biasing input handles small AC-coupled tones; PC3 provides high-sensitivity detection with wide capture range.

Use Scenario: Closed-loop speed regulation of DC motors in industrial actuators or HVAC blowers.

IC Role / Device Role / Timing Role: PLL compares tachometer feedback (COMP_IN) against reference frequency (SIG_IN) to generate PWM-adjusting VCO_IN voltage.

Use Value: VCO inhibit (INH) enables rapid motor stop/start; low-frequency drift ensures consistent RPM under thermal load.

Equivalent & Alternatives

The following parts are listed as comparable options for similar phase-locked loop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4046BE	CMOS logic family; wider V_CC range (3–18 V); lower max center frequency (~1.2 MHz at 5 V); no TTL-compatible inputs	Suitable for battery-powered or high-voltage analog systems; not drop-in for 4.5–5.5 V HCT logic interfaces	Select CD4046BE only when operating above 6 V or requiring ultra-low I_CC (<1 μA) at room temperature.
SN74LV4046A	Lower V_CC range (2–5.5 V); improved propagation delay (12 ns typical); enhanced ESD rating (4 kV HBM); same SO16 package	Better suited for low-voltage mixed-signal designs and noise-sensitive environments; identical pinout and functional block diagram	Choose SN74LV4046A when designing for 3.3 V systems or requiring faster locking time and higher noise immunity.

Compared with CD4046BE and SN74LV4046A, the 74HCT4046AD,118 offers optimal balance of TTL compatibility, 17 MHz center frequency, and industrial temperature support - making it preferred for legacy 5 V logic systems requiring robust FM demodulation or frequency multiplication.

Availability

74HCT4046AD,118 is available at Aetrix Electronics and suitable for FM demodulation, frequency synthesis, tone decoding, motor-speed control, and voltage-to-frequency conversion applications requiring stable component supply across automotive, industrial, and communications end markets.

Supply support for 74HCT4046AD,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions with focus on efficiency, reliability, and sustainability.

The 74HCT4046AD,118 belongs to Nexperia's 74HCT logic family, designed specifically for TTL-compatible interfacing in 5 V digital systems while maintaining CMOS power efficiency and industrial-grade thermal performance.

FAQ

What is the maximum center frequency achievable with the 74HCT4046AD,118?

The 74HCT4046AD,118 achieves a typical center frequency (f₀) of 17 MHz at V_CC = 4.5 V when using R1 = 3 kΩ, R2 = open, and C1 = 40 pF. This value is confirmed in Table 8 of the Nexperia datasheet Rev. 7 (May 2024). Performance degrades at lower supply voltages or with larger timing capacitors; f₀ drops to ~11 MHz at V_CC = 3.0 V under identical R/C conditions. The 74HCT4046AD,118 does not support frequencies beyond 21 MHz even at V_CC = 6.0 V.

How does the DEM_OUT pin function in the 74HCT4046AD,118?

The DEM_OUT pin of the 74HCT4046AD,118 provides a buffered, zero-offset replica of the VCO_IN voltage - meaning V_{DEM_OUT} = V_{VCO_IN} across the full operating range. Unlike conventional demodulators, it avoids the typical diode-drop error, simplifying low-pass filter design. When used, a series resistor (R_s = 50–300 kΩ) must be placed between DEM_OUT and GND; if unused, DEM_OUT must remain open. This behavior is explicitly specified in Section 8.1 and Figure 14 of the 74HCT4046AD,118 datasheet.

Which phase comparator should I use for noisy input signals with the 74HCT4046AD,118?

For noisy input signals, PC1 (EXCLUSIVE-OR) is recommended with the 74HCT4046AD,118 because its capture range can be made equal to its lock range by optimizing the external low-pass filter, allowing reliable acquisition even under high jitter. As stated in Section 8.2.1, PC1 "remains locked even with very noisy input signals" and tolerates harmonic locking. PC2 and PC3 offer superior frequency acquisition but require cleaner edges; PC2's 3-state output reduces ripple but demands precise edge alignment. The 74HCT4046AD,118's PC1_OUT output directly feeds the filter without polarity inversion.

Can the 74HCT4046AD,118 operate from a 3.3 V supply?

No, the 74HCT4046AD,118 cannot reliably operate from a 3.3 V supply. Its VCO section requires a minimum of 3.0 V, but the HCT input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) are only guaranteed across V_CC = 4.5 V to 5.5 V per Table 6. At 3.3 V, INH, SIG_IN, and COMP_IN may fail to register valid logic levels, causing erratic inhibit behavior or loss of lock. For 3.3 V systems, Nexperia recommends SN74LV4046A instead. The 74HCT4046AD,118 is strictly a 5 V-tolerant part.

What external components are mandatory for basic 74HCT4046AD,118 operation?

Four external components are mandatory for functional 74HCT4046AD,118 operation: (1) capacitor C1 (40–∞ pF) between pins C1A (6) and C1B (7); (2) resistor R1 (3–300 kΩ) between pin R1 (11) and GND; (3) supply decoupling capacitor (≥100 nF) between VCC (16) and GND (8); and (4) low-pass filter (R_f/C_f) between PCn_OUT and VCO_IN (9). R2 (pin 12) is optional and used only for frequency offset. These requirements are defined in Sections 8.1 and Figure 4 of the official 74HCT4046AD,118 datasheet.

74HCT4046AD,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HCT

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Active

Programmable:: Not Verified

Type:: Phase Lock Loop (PLL)

PLL:: Yes

Input:: Clock

Output:: Clock

Number of Circuits:: 1

Ratio - Input:Output:: -

Differential - Input:Output:: No/No

Frequency - Max:: 21MHz

Divider/Multiplier:: No/No

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 16-SO

74HCT4046AD,118 FAQ

1.How can I place an order for 74HCT4046AD,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT4046AD,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT4046AD,118 reliable?

The price and inventory of 74HCT4046AD,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT4046AD,118 is usually 5 days.

3.What payment methods are accepted for 74HCT4046AD,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT4046AD,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT4046AD,118?

74HCT4046AD,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT4046AD,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT4046AD,118?

For technical support, including 74HCT4046AD,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT4046AD,118 requirements.

6.How does Aetrix verify that 74HCT4046AD,118 is sourced from the original manufacturer or authorized distributors?

All 74HCT4046AD,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT4046AD,118 meets industry standards.

7.What is the process for return or replacement of 74HCT4046AD,118?

All 74HCT4046AD,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT4046AD,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT4046AD,118 part is unused and in its original packaging.

Return procedure for 74HCT4046AD,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…