NXP Semiconductors 74HCT423DB,112
- Part No.:
- 74HCT423DB,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HCT423DB,112.pdf
- Description:
- IC MULTIVIBRATOR 22NS 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT423DB,112 from Nexperia is a dual retriggerable monostable multivibrator IC with independent reset inputs, designed for precise pulse generation and extension in timing-critical digital systems. It supports 4.5 V to 5.5 V supply operation, delivers propagation delays as low as 19 ns (VCC = 6.0 V), and enables programmable output pulse widths via external REXT/CEXT networks - used in industrial control sequencers, debounce circuits, and programmable delay generators.
For engineers reviewing the 74HCT423DB,112 datasheet, 74HCT423DB,112 pinout, 74HCT423DB,112 application, or 74HCT423DB,112 equivalent, key selection criteria include its retriggerable pulse extension capability, Schmitt-triggered A/B inputs for noise immunity, direct active-LOW reset per channel, and DHVQFN16 package compatibility with AOI-solder-joint inspection.
Technical Context
The 74HCT423DB,112 implements two independent monostable multivibrators, each with dual-edge trigger inputs (1A/2A negative-edge, 1B/2B positive-edge) and dedicated active-LOW reset (1RD/2RD). Pulse width is externally set by resistor-capacitor networks connected to pins 7/15 (2REXT/CEXT, 1REXT/CEXT) and 6/14 (2CEXT, 1CEXT), enabling adjustable timing from nanoseconds to microseconds.
Its TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5 V) ensure interoperability with legacy 5 V logic families, while Schmitt-trigger action on A/B inputs (but not RD) provides hysteresis for robust edge detection on slow-rising signals - critical in mechanical switch interfaces and noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL and mixed-voltage systems without level-shifting. |
| Propagation Delay | 19 ns to 55 ns (VCC = 6.0 V) - enables sub-50 ns timing resolution for high-speed pulse shaping and synchronization. |
| Pulse Width Range | 75 ns to >450 μs - programmable via REXT (2 kΩ–1000 kΩ) and CEXT (no lower limit, up to ≥100 nF) for flexible timing design. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max (VCC = 4.5 V) - guarantees reliable interfacing with 5 V TTL outputs and microcontroller GPIOs. |
| Output Drive | ±4.0 mA (VOH/VOL @ VCC = 4.5 V) - sufficient to drive multiple 74HCT inputs or small capacitive loads without buffering. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLCs, and extended-temperature embedded controllers. |
| ESD Protection | HBM >2000 V, CDM >1000 V - enhances field reliability in manual handling and board-level assembly environments. |
Pinout & Package
DHVQFN16 package (SOT763-1), 2.5 × 3.5 × 0.85 mm body, side-wettable flanks for automated optical inspection of solder joints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Negative-edge trigger input | Accepts falling-edge pulses to initiate or extend output pulse; internal Schmitt trigger rejects noise on slow transitions. |
| 1B, 2B | Positive-edge trigger input | Accepts rising-edge pulses for retriggering; same Schmitt-trigger noise immunity as A inputs. |
| 1RD, 2RD | Active-LOW direct reset | Forces 1Q/2Q LOW and 1Q/2Q HIGH immediately; overrides all trigger activity and holds outputs in reset state. |
| 1Q, 2Q | Active-LOW output | Drives LOW during monostable pulse period; sinks up to 4.0 mA at VCC = 4.5 V for LED or logic-level signaling. |
| 1Q, 2Q | Active-HIGH output | Complementary to 1Q/2Q; sources up to 4.0 mA and mirrors pulse timing with inverted polarity. |
| 1CEXT, 2CEXT | External capacitor connection | Connects timing capacitor (CEXT); must be grounded externally per datasheet Fig. 11 to minimize noise coupling. |
| 1REXT/CEXT, 2REXT/CEXT | Resistor/capacitor timing node | Shared terminal for REXT and CEXT; sets base pulse width using tW = 0.45 × REXT × CEXT (typ., μs). |
| VCC | Power supply | Primary 5 V supply pin; pin 16 only - no secondary VCC pad required (pin 16 is sole functional supply). |
| GND | Ground reference | Common 0 V return for all signals and power; pin 8 only - no distributed ground pads in DHVQFN layout. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables indefinite pulse extension via repeated A/B triggers - essential for watchdog timeout stretching or variable-duration enable signals. |
| Dual independent channels | Two fully isolated monostables share no internal coupling; allows concurrent timing functions (e.g., motor ramp-up + fault latch) without crosstalk. |
| Schmitt-trigger inputs (A/B) | Provides 0.4 V–0.6 V hysteresis on trigger inputs - eliminates chatter from mechanical switches or long PCB traces in factory automation I/O modules. |
| Direct reset per channel | 1RD/2RD independently terminate their respective output pulses - supports priority-based interrupt clearing in real-time control firmware. |
| DHVQFN16 with side-wettable flanks | Enables automated optical inspection (AOI) of solder joints on bottom terminals - improves yield in high-volume SMT manufacturing of industrial gateways. |
Applications
| Industrial Debounce Module | Programmable Delay Generator |
|---|---|
Use Scenario: Eliminating contact bounce in emergency stop buttons and limit switches in CNC machinery. IC Role / Device Role / Timing Role: Monostable multivibrator acting as hardware-based debouncer with adjustable hold time. Use Value: Guarantees clean, single-pulse output regardless of switch oscillation duration - reduces firmware polling overhead and prevents false trip events. | Use Scenario: Generating precisely timed enable windows for ADC sampling or sensor excitation in data acquisition systems. IC Role / Device Role / Timing Role: Programmable pulse generator with retriggerable width control for adaptive timing windows. Use Value: Enables dynamic adjustment of sampling intervals via external trigger signals - supports variable-rate signal capture without CPU intervention. |
| Motor Start Sequencer | Watchdog Timeout Extender |
Use Scenario: Controlling staged power-up of multi-phase motors in HVAC compressors to limit inrush current. IC Role / Device Role / Timing Role: Dual-channel timer coordinating sequential activation of driver stages. Use Value: Ensures fixed inter-stage delays (e.g., 100 ms between phase A and B enable) - prevents simultaneous conduction and overcurrent faults. | Use Scenario: Extending system watchdog timeout during firmware update or safe shutdown sequences in embedded controllers. IC Role / Device Role / Timing Role: Retriggerable monostable generating extended reset-inhibit window. Use Value: Allows host MCU to repeatedly assert trigger to prevent watchdog reset - enables safe execution of non-interruptible operations up to user-defined maximum duration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT423D,118 | SO16 package (SOT109-1), 3.9 mm body width, leaded - lacks side-wettable flanks and AOI support. | Preferred for through-hole prototyping or legacy board designs requiring gull-wing leads and manual rework access. | Select when board assembly uses traditional reflow or wave soldering without AOI requirements and space permits larger SO package. |
| SN74LV423AD | Lower voltage range (2.0 V–5.5 V), higher propagation delay (min 25 ns @ VCC = 5 V), LV-CMOS inputs. | Better suited for battery-powered portable instruments needing wider supply flexibility and lower static current (<1 μA). | Choose for ultra-low-power applications where 5 V-only operation is not mandatory and timing slack exceeds 6 ns. |
Compared with 74HCT423D,118 and SN74LV423AD, the 74HCT423DB,112 offers superior manufacturability via AOI-ready DHVQFN packaging and tighter propagation delay consistency across temperature - making it optimal for high-reliability industrial timing where solder joint inspection and timing precision are critical.
Availability
74HCT423DB,112 is available at Aetrix Electronics and suitable for industrial control sequencers, programmable delay generators, motor start sequencers, and watchdog timeout extenders requiring stable component supply across extended temperature ranges and high-volume production cycles.
Supply support for 74HCT423DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete components - delivering performance-optimized solutions for automotive, industrial, and consumer markets.
The 74HCT423 family targets robust, retriggerable timing functions in noise-prone environments, emphasizing Schmitt-trigger noise immunity, wide operating temperature support, and AOI-compatible packaging for automated manufacturing.
FAQ
What is the minimum pulse width achievable with the 74HCT423DB,112?
The 74HCT423DB,112 achieves a minimum pulse width of 75 ns under test conditions (VCC = 5.0 V, REXT = 5 kΩ, CEXT = 0 pF). This value is measured from nA/nB trigger to nQ/nQ transition and reflects the device's intrinsic propagation delay plus output transition time - critical for high-frequency timing strobes and narrow enable pulses in digital instrumentation.
How does the retrigger function work on the 74HCT423DB,112?
The 74HCT423DB,112 supports retriggering via either 1A/2A (negative-edge) or 1B/2B (positive-edge) inputs. When a new trigger arrives before the current pulse expires, the output pulse width resets and extends - allowing continuous pulse stretching. The minimum retrigger time is 110 ns (VCC = 5.0 V, REXT = 5 kΩ, CEXT = 0 pF), ensuring reliable extension without race conditions in the 74HCT423DB,112.
Can the 74HCT423DB,112 operate with a 3.3 V supply?
No - the 74HCT423DB,112 is an HCT-family device with TTL-compatible input thresholds and is specified only for 4.5 V to 5.5 V operation. At 3.3 V, VIH (2.0 V min) and VOL (0.4 V max) margins degrade significantly, risking unreliable triggering and output logic levels. For 3.3 V systems, consider the 74LVC423 or SN74LV423AD instead of the 74HCT423DB,112.
What is the purpose of the side-wettable flanks on the 74HCT423DB,112 package?
The side-wettable flanks on the 74HCT423DB,112's DHVQFN16 package (SOT763-1) expose solderable metal along the vertical edges of each terminal, enabling automated optical inspection (AOI) systems to verify solder joint integrity on bottom-mounted pins. This feature directly supports zero-defect manufacturing goals in industrial electronics production where the 74HCT423DB,112 is deployed.
How should the CEXT pins be connected for optimal noise performance in the 74HCT423DB,112?
Per Nexperia's datasheet Figure 11, the 1CEXT and 2CEXT pins (6 and 14) of the 74HCT423DB,112 must be connected directly to the GND pin (8) externally - not left floating or tied only through the capacitor. This shunt path minimizes noise coupling into the timing network and stabilizes the capacitor discharge path, preventing erratic pulse width variation in electrically noisy industrial enclosures where the 74HCT423DB,112 is commonly applied.
74HCT423DB,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 22 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HCT423DB,112 FAQ
1.How can I place an order for 74HCT423DB,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT423DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT423DB,112 reliable?
The price and inventory of 74HCT423DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT423DB,112 is usually 5 days.
3.What payment methods are accepted for 74HCT423DB,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT423DB,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT423DB,112?
74HCT423DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT423DB,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT423DB,112?
For technical support, including 74HCT423DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT423DB,112 requirements.
6.How does Aetrix verify that 74HCT423DB,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT423DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT423DB,112 meets industry standards.
7.What is the process for return or replacement of 74HCT423DB,112?
All 74HCT423DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT423DB,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT423DB,112 part is unused and in its original packaging.
Return procedure for 74HCT423DB,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT423DB,112 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

