NXP Semiconductors 74HCT423DB,118
- Part No.:
- 74HCT423DB,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HCT423DB,118.pdf
- Description:
- IC MULTIVIBRATOR 22NS 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,826
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT423DB,118 from NXP Semiconductors is a dual retriggerable monostable multivibrator with independent reset inputs, designed for precise pulse generation and extension in TTL-compatible digital systems. It features Schmitt-trigger inputs on A/B trigger pins, supports external REXT/CEXT timing (2 kΩ–1000 kΩ / no capacitor limit), delivers propagation delays as low as 22 ns at VCC = 4.5 V, and operates across −40 °C to +125 °C for industrial control and power sequencing applications.
For engineers reviewing the 74HCT423DB,118 datasheet, 74HCT423DB,118 pinout, 74HCT423DB,118 application, or 74HCT423DB,118 equivalent, this device is critical for designs requiring adjustable, retriggerable timing pulses with direct reset control, high noise immunity on slow-rising inputs, and guaranteed TTL-level compatibility without level-shifting.
Technical Context
The 74HCT423DB,118 implements two independent monostable circuits, each with dual-edge triggering (nA: negative edge, nB: positive edge) and active-low synchronous reset (nRD). Pulse width is set by external REXT and CEXT components, and can be extended indefinitely via retriggering before timeout - enabling 0 % to 100 % duty-cycle flexibility. The device uses silicon-gate CMOS technology with TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V).
Its Schmitt-trigger action on nA/nB inputs ensures robust operation with slow or noisy signals (input hysteresis ≥ 0.8 V typical), while the reset path provides deterministic termination of output pulses. Unlike the 74HCT123, it cannot be triggered via the reset input - confirming strict separation of reset and trigger functionality per channel.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Ensures full compatibility with 5 V TTL logic families and stable operation under industrial rail tolerances. |
| Propagation Delay | 22 ns (max, nA/nB → nQ at VCC = 4.5 V) - Enables sub-45 MHz timing control in fast digital state machines. |
| Output Drive | ±4 mA (VOH/VOL at VCC = 4.5 V) - Directly interfaces with standard TTL loads without buffering. |
| Timing Range | REXT = 2–1000 kΩ; CEXT unrestricted - Supports pulse widths from ~75 ns to seconds using passive RC networks. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive, motor drives, and industrial PLC environments. |
| ESD Protection | HBM > 2000 V, MM > 200 V - Robust handling during board assembly and field service without additional protection circuitry. |
| Input Hysteresis | ≥0.8 V (nA/nB) - Rejects noise up to 800 mV peak-to-peak on trigger lines, eliminating false triggers from EMI or crosstalk. |
Pinout & Package
74HCT423DB,118 is housed in a plastic shrink small outline package (SSOP16) with 16 leads, body width 5.3 mm (SOT338-1), optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 (1A, 2A) | Negative-edge trigger input | Accepts falling-edge pulses; Schmitt-triggered for noise immunity on slow transitions. |
| 2, 10 (1B, 2B) | Positive-edge trigger input | Accepts rising-edge pulses; identical Schmitt-trigger behavior to nA inputs. |
| 3, 11 (1RD, 2RD) | Active-low reset input | Forces nQ = LOW / nQ = HIGH immediately and blocks further triggering until released. |
| 4, 12 (1Q, 2Q) | Inverted output (active LOW) | Drives LOW during monostable pulse; sinks up to 4 mA at VO = 0.4 V. |
| 5, 13 (1Q, 2Q) | Non-inverted output (active HIGH) | Drives HIGH during pulse; sources up to 4 mA at VO = 3.7 V (VCC = 4.5 V). |
| 6, 14 (1CEXT, 2CEXT) | External capacitor connection | Connects timing capacitor to GND; requires external grounding per datasheet recommendation. |
| 7, 15 (1REXT/CEXT, 2REXT/CEXT) | Resistor/capacitor timing node | Joint connection point for REXT and CEXT; sets base pulse width and retrigger timing. |
| 8 | GND | Ground reference (0 V); must be low-impedance for stable timing and noise rejection. |
| 16 | VCC | 5 V supply rail; decoupling capacitor (100 nF) required within 1 cm of pin per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Two fully isolated timing channels enable concurrent pulse generation for multi-axis control or redundant safety logic. |
| Retriggerable pulse extension | Output pulse duration extends on each valid nA/nB edge - supports variable-length strobes for motor ramping or data windowing. |
| Direct active-low reset | nRD forces immediate output termination and disables triggering - essential for emergency stop or fault-clear sequences. |
| Schmitt-trigger inputs (nA/nB only) | Input hysteresis ≥0.8 V eliminates chatter from slow or noisy clocks, eliminating need for external RC filtering. |
| TTL-compatible voltage thresholds | VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V - seamless integration with legacy 5 V microcontrollers and FPGAs. |
Applications
| Industrial Motor Control | Automotive Power Sequencing |
|---|---|
|
Use Scenario: Generating timed enable pulses for BLDC motor gate drivers during startup and fault recovery. IC Role / Device Role / Timing Role: Dual-channel monostable provides synchronized dead-time insertion and reset-controlled fault latch release. Use Value: Precise, retriggerable pulse widths ensure safe MOSFET commutation; direct nRD allows immediate shutdown on overcurrent detection. |
Use Scenario: Controlling sequential power-up of ECUs, sensors, and communication modules in ADAS domain controllers. IC Role / Device Role / Timing Role: Generates staggered enable signals with programmable delays and reset-based abort capability. Use Value: Eliminates need for microcontroller GPIO timing loops; SSOP16 footprint saves space in compact ECU modules. |
| Data Acquisition Triggering | Test Equipment Pulse Generation |
|
Use Scenario: Synchronizing sample-and-hold windows with analog front-end signal conditioning in precision ADC systems. IC Role / Device Role / Timing Role: Provides jitter-free, retriggerable sampling strobes aligned to external event markers. Use Value: Schmitt-triggered nA/nB inputs reject noise on long sensor cables; 22 ns delay enables sub-45 MHz sampling coordination. |
Use Scenario: Creating calibrated test pulses for validating digital I/O response time in production test fixtures. IC Role / Device Role / Timing Role: Generates repeatable, reset-controllable pulses with user-defined width and edge alignment. Use Value: External REXT/CEXT selection allows rapid test setup changes without firmware updates; SSOP16 suits fixture PCB density. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT123D,653 | Non-retriggerable; single-shot only; lacks pulse extension capability. | Suitable for fixed-duration timing (e.g., debounce), not for variable-width or event-synchronized pulses. | Select when deterministic one-shot behavior is required and retriggering introduces risk of timing ambiguity. |
| SN74LV123ADR | Lower VCC range (2–5.5 V); LV logic thresholds; no Schmitt-trigger inputs on A/B pins. | Better for mixed-voltage 3.3 V systems but requires external hysteresis for noisy trigger sources. | Choose for 3.3 V domains where 74HCT423DB,118's 4.5–5.5 V range is incompatible, accepting added noise-filtering complexity. |
Compared with 74HCT123D,653 and SN74LV123ADR, the 74HCT423DB,118 uniquely combines retriggerability, Schmitt-triggered inputs, and TTL-compatible thresholds in a single SSOP16 package - making it the only option for noise-immune, extendable pulse generation in 5 V industrial systems.
Availability
74HCT423DB,118 is available at Aetrix Electronics and suitable for industrial motor control, automotive power sequencing, and precision data acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HCT423DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in high-reliability logic and interface ICs.
The 74HCT423DB,118 belongs to NXP's 74HCT logic family - engineered for robust 5 V TTL interoperability, wide temperature operation, and noise-tolerant timing in mission-critical embedded systems.
FAQ
What is the minimum pulse width achievable with 74HCT423DB,118?
The minimum pulse width of the 74HCT423DB,118 is approximately 75 ns when REXT = 5 kΩ and CEXT = 0 pF at VCC = 5.0 V. This value is confirmed in Table 7 of the datasheet under dynamic characteristics. For longer pulses, external REXT and CEXT values determine width via tW ≈ 0.45 × REXT × CEXT (with REXT in kΩ and CEXT in nF). The 74HCT423DB,118 does not support sub-75 ns pulses without external acceleration techniques.
Can 74HCT423DB,118 be used with 3.3 V logic systems?
No - the 74HCT423DB,118 is specified only for VCC = 4.5 V to 5.5 V and has TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V). Applying 3.3 V violates the recommended operating conditions and risks unreliable triggering or increased static current. For 3.3 V systems, consider SN74LV123ADR instead, but note its lack of Schmitt-trigger inputs and retriggerability.
How does the retrigger function work on 74HCT423DB,118?
Retriggering on the 74HCT423DB,118 extends the current output pulse each time a valid edge arrives at nA (falling) or nB (rising), provided it occurs before the original timeout expires. The retrigger time trtrig is 110 ns (typical) at VCC = 5.0 V with REXT = 5 kΩ and CEXT = 0 pF. This allows indefinite pulse extension - critical for applications like motor ramping or gated data capture where duration depends on real-time events.
Is 74HCT423DB,118 pin-compatible with 74HC423DB variants?
Yes - the 74HCT423DB,118 shares identical pinout, package (SSOP16/SOT338-1), and functional diagram with 74HC423DB variants. However, electrical differences exist: 74HCT423DB,118 uses TTL-compatible input thresholds (VIH = 2.0 V min), while 74HC423DB requires CMOS thresholds (VIH = 3.15 V min at VCC = 4.5 V). Interchangeability requires verification of source logic family voltage levels.
What is the purpose of the 1CEXT and 2CEXT pins on 74HCT423DB,118?
Pins 6 and 14 (1CEXT, 2CEXT) connect the external timing capacitors to ground. Per Section 12.1.1 and Figure 13 of the datasheet, these pins must be externally tied to GND (pin 8) - not left floating - to ensure stable timing and minimize noise coupling into the RC network. Failure to ground them increases timing uncertainty and may cause erratic pulse widths or spurious outputs.
74HCT423DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 22 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HCT423DB,118 FAQ
1.How can I place an order for 74HCT423DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT423DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT423DB,118 reliable?
The price and inventory of 74HCT423DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT423DB,118 is usually 5 days.
3.What payment methods are accepted for 74HCT423DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT423DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT423DB,118?
74HCT423DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT423DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT423DB,118?
For technical support, including 74HCT423DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT423DB,118 requirements.
6.How does Aetrix verify that 74HCT423DB,118 is sourced from the original manufacturer or authorized distributors?
All 74HCT423DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT423DB,118 meets industry standards.
7.What is the process for return or replacement of 74HCT423DB,118?
All 74HCT423DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT423DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT423DB,118 part is unused and in its original packaging.
Return procedure for 74HCT423DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT423DB,118 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

