My Inquiry
My Account
NXP Semiconductors 74HCT423PW,112
- Part No.:
- 74HCT423PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HCT423PW,112.pdf
- Description:
- IC MULTIVIBRATOR 22NS 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,372
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT423PW,112 from NXP Semiconductors is a dual retriggerable monostable multivibrator with independent reset inputs, designed for precise pulse generation and extension in TTL-compatible digital systems. It features Schmitt-trigger inputs on A/B trigger pins, operates from 4.5 V to 5.5 V, supports −40 °C to +125 °C ambient range, and delivers output pulse widths scalable from nanoseconds to hundreds of microseconds via external REXT/CEXT networks. It is used in timing control, debounce circuits, and programmable delay generation.
For engineers reviewing the 74HCT423PW,112 datasheet, 74HCT423PW,112 pinout, 74HCT423PW,112 application, or 74HCT423PW,112 equivalent, this page provides verified functional behavior, TSSOP16 package details, JEDEC-compliant timing specs, reset-extended pulse operation, and direct-replacement alternatives for industrial control and embedded logic design.
Technical Context
The 74HCT423PW,112 implements two independent monostable multivibrators, each with dual-edge triggering (nA: negative edge, nB: positive edge), active-low direct reset (nRD), and complementary outputs (nQ, nQ). Pulse width is set by external REXT/CEXT components and can be extended indefinitely via retriggering before timeout - enabling 100 % duty-cycle capability.
Its HCT logic family ensures TTL-level input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), while Schmitt-trigger action on nA/nB inputs tolerates slow-rising/falling signals. Propagation delays are specified down to 22 ns (nA/nB → nQ at VCC = 4.5 V), with reset-to-output delay as low as 26 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | HCT - TTL-compatible input thresholds, CMOS output drive, 5 V supply only |
| Supply Voltage Range | 4.5 V to 5.5 V - Ensures compatibility with standard 5 V TTL/CMOS systems |
| Operating Temperature | −40 °C to +125 °C - Qualified for automotive under-hood and industrial environments |
| Propagation Delay (nA→nQ) | 26 ns max at VCC = 4.5 V - Enables sub-40 MHz timing control in synchronous logic |
| Output Pulse Width Range | 75 ns to >450 µs - Configurable via REXT (2–1000 kΩ) and CEXT (no upper limit) |
| Input Hysteresis (nA/nB) | Typ. 0.4 V at VCC = 5 V - Rejects noise on slow-switching control lines without external filtering |
| ESD Protection | HBM >2000 V, MM >200 V - Robust handling during board assembly and field service |
Pinout & Package
TSSOP16 package (SOT403-1): plastic thin shrink small outline, 16 leads, body width 4.4 mm, 0.65 mm pitch, exposed pad not electrically connected.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 | nA (trigger A) | Negative-edge triggered input; initiates or extends output pulse on falling edge |
| 2, 10 | nB (trigger B) | Positive-edge triggered input; initiates or extends output pulse on rising edge |
| 3, 11 | nRD (reset) | Active-low asynchronous reset; forces nQ = LOW / nQ = HIGH and blocks new triggers |
| 4, 12 | nQ | Active-low output; complements nQ; sinks up to 4 mA at VOL ≤ 0.4 V |
| 5, 13 | nQ | Active-high output; complements nQ; sources up to 4 mA at VOH ≥ 3.7 V |
| 6, 14 | nCEXT | External capacitor connection point; ties to ground externally per layout best practice |
| 7, 15 | nREXT/CEXT | Shared node for external resistor and capacitor; defines base pulse width with nCEXT |
| 8 | GND | Ground reference (0 V); must be low-impedance connection for stable timing |
| 16 | VCC | Positive supply (4.5–5.5 V); bypass with 100 nF ceramic capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Two fully isolated timing channels enable concurrent pulse generation without crosstalk |
| Retriggerable operation | Extends output pulse indefinitely via repeated nA/nB edges - eliminates need for external counters or timers |
| Direct asynchronous reset | nRD terminates ongoing pulses immediately and prevents spurious triggering during system initialization |
| Schmitt-trigger inputs (nA/nB) | Enables reliable triggering from slow RC networks, mechanical switches, or noisy sensor outputs |
| JEDEC Std. 7A compliance | Guarantees pin compatibility with legacy LSTTL monostables (e.g., 74LS123) in drop-in upgrades |
Applications
| Industrial Motor Control | Automotive Body Electronics |
|---|---|
|
Use Scenario: Debouncing push-button inputs in PLC I/O modules. IC Role / Device Role / Timing Role: Monostable channel acts as hardware-based contact bounce filter with adjustable hold time. Use Value: Eliminates firmware polling or software debouncing overhead; supports >100 kcycle switch life with consistent 20–30 ns minimum trigger pulse rejection. |
Use Scenario: Generating timed window signals for door lock actuation sequences. IC Role / Device Role / Timing Role: One channel produces fixed-duration enable pulse; second channel extends it conditionally via sensor feedback. Use Value: Enables fail-safe 450 µs minimum lock engagement window with retriggerable extension up to 100 ms based on latch position confirmation. |
| Test Equipment Timing | Medical Device Power Sequencing |
|
Use Scenario: Creating calibrated delay intervals between stimulus and measurement capture in benchtop analyzers. IC Role / Device Role / Timing Role: Dual-channel configuration generates precise start/stop gate signals with sub-30 ns jitter. Use Value: Achieves ±5 % pulse width accuracy over −40 °C to +125 °C using 1 % REXT and NP0 CEXT, reducing calibration drift vs. RC-only solutions. |
Use Scenario: Controlling power-up sequencing of analog front-end and digital subsystems in portable diagnostics. IC Role / Device Role / Timing Role: Reset input synchronized to main supply rail; outputs stagger 3.3 V and 5 V domain enables with 100 µs resolution. Use Value: Prevents latch-up during cold start by enforcing strict voltage ramp order; survives 125 °C ambient in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT123D,653 | Non-retriggerable; identical pinout and DC specs but lacks retrigger functionality | Suitable only for single-shot timing; cannot extend pulse duration after initial trigger | Select when fixed-width pulses suffice and retrigger logic is handled externally |
| SN74LV123APWR | Lower-voltage LV family (1.65–5.5 V); 3.3 V optimized; slightly higher propagation delay (35 ns) | Better suited for mixed-voltage 3.3 V/5 V systems; reduced dynamic power at 3.3 V | Choose for 3.3 V-centric designs requiring lower ICC and broader supply flexibility |
Compared with 74HCT423PW,112, the 74HCT123D,653 offers identical footprint and interface but removes retrigger capability - limiting use to non-extendable timing. The SN74LV123APWR trades retrigger performance for wider voltage range and lower power at 3.3 V, making it preferable in battery-powered or multi-rail applications where pulse extension is secondary.
Availability
74HCT423PW,112 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, test equipment timing, and medical device power sequencing requiring stable component supply across extended temperature ranges.
Supply support for 74HCT423PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in high-performance mixed-signal and logic ICs for automotive, industrial, and consumer applications.
The 74HCT423PW,112 belongs to NXP's legacy HC/HCT logic portfolio, engineered for pin-compatible replacement of LSTTL monostables while delivering improved noise immunity, wider temperature operation, and retriggerable flexibility for modern digital timing architectures.
FAQ
What is the minimum recommended external timing capacitor value for stable operation of the 74HCT423PW,112?
The 74HCT423PW,112 does not specify a minimum CEXT value - operation is valid from 0 pF upward. However, for predictable pulse width accuracy below 100 ns, CEXT ≥ 10 pF is recommended to minimize impact of inherent 7 pF pin capacitance. At CEXT < 50 pF, a power-up reset pulse is advised to prevent spurious output.
Can the 74HCT423PW,112 operate reliably at 4.5 V supply with full −40 °C to +125 °C specification?
Yes - the 74HCT423PW,112 is fully characterized across 4.5 V to 5.5 V and −40 °C to +125 °C. At 4.5 V, propagation delay remains ≤77 ns, output drive meets VOL ≤ 0.4 V at 4 mA, and input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) are guaranteed across the full temperature range.
How does the retrigger time (trtrig) of the 74HCT423PW,112 depend on external components?
For the 74HCT423PW,112, trtrig = 30 + 0.19 × REXT × CEXT0.9 + 13 × REXT1.05 (ns, typ.), where REXT is in kΩ and CEXT in pF. At REXT = 5 kΩ and CEXT = 0 pF, trtrig = 110 ns. This defines the shortest interval between valid retrigger edges needed to extend the output pulse.
Is the 74HCT423PW,112 pin-compatible with the 74HC423 series?
Yes - the 74HCT423PW,112 shares identical pinout, package (TSSOP16), and functional block diagram with all 74HC423 variants. The only differences are input threshold levels (HCT matches TTL; HC matches CMOS) and AC performance at lower VCC. No PCB redesign is required when migrating between HC and HCT versions.
What is the maximum safe value for REXT when using the 74HCT423PW,112 at 5.0 V?
The 74HCT423PW,112 supports REXT up to 1000 kΩ at VCC = 5.0 V. Beyond this, leakage current and noise sensitivity increase, potentially causing pulse width instability or false triggering. For pulse widths >100 µs, use REXT ≤ 500 kΩ with NP0/C0G capacitors to maintain ±5 % accuracy across temperature.
74HCT423PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 22 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74HCT423PW,112 FAQ
1.How can I place an order for 74HCT423PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT423PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT423PW,112 reliable?
The price and inventory of 74HCT423PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT423PW,112 is usually 5 days.
3.What payment methods are accepted for 74HCT423PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT423PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT423PW,112?
74HCT423PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT423PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT423PW,112?
For technical support, including 74HCT423PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT423PW,112 requirements.
6.How does Aetrix verify that 74HCT423PW,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT423PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT423PW,112 meets industry standards.
7.What is the process for return or replacement of 74HCT423PW,112?
All 74HCT423PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT423PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT423PW,112 part is unused and in its original packaging.
Return procedure for 74HCT423PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT423PW,112 Tags
-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments
-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments
-
CD14538BE
Texas Instruments
-
SN74LVC1G123YZPR
Texas Instruments
-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi
-
74VHC123AMX
onsemi
-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
