NXP Semiconductors 74HCT4353D,112
- Part No.:
- 74HCT4353D,112
- Manufacturer:
- NXP Semiconductors
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74HCT4353D,112.pdf
- Description:
- IC SWITCH SPDT X 3 120OHM 20SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,782
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT4353D,112 from NXP Semiconductors (formerly Philips) is a triple 2-channel analog multiplexer/demultiplexer with address latches, designed for bidirectional signal routing in mixed-signal systems. It features ±5 V analog input voltage range, 70 Ω typical ON-resistance at 5 V supply, active-low latch enable (LE), and dual enable inputs (E1 active LOW, E2 active HIGH). It supports analog and digital multiplexing in industrial data acquisition and test equipment.
For engineers reviewing the 74HCT4353D,112 datasheet, 74HCT4353D,112 pinout, 74HCT4353D,112 application, or 74HCT4353D,112 equivalent, key selection criteria include latch-controlled channel selection timing, ±5 V analog swing capability, 5 V TTL-compatible digital control, and triple independent switch banks with break-before-make behavior.
Technical Context
The 74HCT4353D,112 implements three independent 2:1 analog switches, each with dedicated Y0/Y1 inputs/outputs and a shared Z terminal. Channel selection is controlled by three select lines (S1–S3), latched via LE to hold state during digital control transitions.
It operates with separate analog supply rails: VCC (4.5–5.5 V) for digital logic and VEE (typically −5 V or GND) enabling rail-to-rail analog operation up to ±5 V. All switches exhibit built-in break-before-make timing to prevent momentary shorting between channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON Resistance | 70 Ω typ. at VCC−VEE = 5 V - ensures low insertion loss and minimal signal distortion for audio and sensor signals. |
| Analog Voltage Range | ±5 V - supports bipolar analog signals without level-shifting circuitry in data acquisition front-ends. |
| Digital Input Compatibility | TTL-level (VIL ≤ 0.8 V, VIH ≥ 2.0 V) - directly interfaces with legacy 5 V microcontrollers and logic families. |
| Turn-ON Time (Sn → Vos) | 25 ns typ. at VCC = 4.5 V - enables fast channel switching for real-time signal routing in automated test systems. |
| Switch Capacitance (Y) | 5 pF max. - minimizes crosstalk and preserves high-frequency signal integrity up to 170 MHz bandwidth. |
| Supply Current (ICC) | 16 µA typ. at +25 °C - supports low-power operation in battery-backed instrumentation and portable diagnostics. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive sensors and industrial PLC I/O modules. |
Pinout & Package
74HCT4353D,112 is housed in a 20-pin SOIC (Small Outline Integrated Circuit) package with standard 0.300-inch body width and 1.27 mm pitch. Pin 10 is GND; pin 20 is VCC; pin 9 is VEE for negative rail support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 6, 15, 16, 17 | nY0 / nY1 (n = 1,2,3) | Independent analog I/O terminals per multiplexer bank - bidirectional signal paths for sensor inputs or DAC outputs. |
| 5, 18, 19 | nZ (n = 1,2,3) | Common analog I/O terminal per bank - connects to ADC input, amplifier output, or shared bus line. |
| 7 | E1 | Active-LOW global enable - disables all switches when HIGH; used for power-gating or system-wide signal isolation. |
| 8 | E2 | Active-HIGH global enable - complements E1 for differential enable schemes or fail-safe control logic. |
| 11 | LE | Latch Enable (active LOW) - freezes S1–S3 state to maintain channel selection during digital bus contention or clock jitter. |
| 12–15 | S1–S3 | 3-bit binary select inputs - configure one of two channels per bank (Y0↔Z or Y1↔Z); decoded internally without external logic. |
| 9 | VEE | Negative supply rail - sets lower analog voltage limit; tied to −5 V for ±5 V operation or GND for unipolar 0–5 V use. |
| 10 | GND | Digital ground reference - separates digital return path from analog signal return to reduce noise coupling. |
| 20 | VCC | Positive supply (4.5–5.5 V) - powers internal CMOS logic and defines upper analog rail when VEE = GND. |
| 3, 14 | n.c. | No-connect pins - must remain unconnected; no internal bonding or function. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent 2:1 analog switches | Enables simultaneous routing of three separate analog signal pairs (e.g., three sensor channels) without cross-talk or shared control latency. |
| Integrated address latches (LE input) | Eliminates need for external D-latches or clock synchronization logic when interfacing with multiplexed address/data buses. |
| Logic-level translation (5 V TTL → ±5 V analog) | Allows direct connection of 5 V microcontroller GPIOs to control ±5 V analog signal paths without level-shifter ICs or resistive dividers. |
| Built-in break-before-make switching | Prevents momentary short-circuit between Y0 and Y1 during channel transitions - critical for protecting precision op-amp outputs and current sources. |
| Low OFF-state leakage (≤1.0 µA) | Maintains signal integrity in high-impedance sensor networks (e.g., thermocouples, pH electrodes) by minimizing current injection into idle channels. |
Applications
| Industrial Data Acquisition | Automotive Sensor Multiplexing |
|---|---|
|
Use Scenario: A programmable logic controller (PLC) reads 6 analog sensor inputs (temperature, pressure, flow) using a single 12-bit ADC. IC Role / Device Role / Timing Role: 74HCT4353D,112 acts as a triple 2:1 analog multiplexer, sequentially connecting sensor pairs to the ADC input under microcontroller control with latch-stabilized selection. Use Value: Reduces component count vs. discrete analog switches; ±5 V range accommodates industrial transducer outputs without external amplification. |
Use Scenario: An engine control unit conditions signals from three oxygen sensors, each requiring bias voltage and signal readback. IC Role / Device Role / Timing Role: 74HCT4353D,112 routes bias current and sensor voltage on shared lines per sensor, with E1/E2 enabling per-bank isolation during diagnostics. Use Value: Break-before-make prevents shorting of sensor heater circuits; −40 °C to +125 °C rating meets under-hood thermal requirements. |
| Test Equipment Signal Routing | Medical Instrumentation Front-End |
|
Use Scenario: Automated test equipment selects between calibration references and device-under-test signals for a precision multimeter ASIC. IC Role / Device Role / Timing Role: 74HCT4353D,112 provides low-ON-resistance, low-capacitance switching with latched control to eliminate glitches during high-speed test sequencing. Use Value: 5 pF Y-terminal capacitance and 170 MHz bandwidth preserve rise time of fast calibration pulses; TTL compatibility simplifies FPGA interface. |
Use Scenario: A patient monitor routes ECG, EEG, and EMG electrode signals to a common analog front-end amplifier and ADC. IC Role / Device Role / Timing Role: 74HCT4353D,112 serves as a low-leakage, low-noise analog multiplexer with VEE referenced to patient-isolated ground to minimize common-mode interference. Use Value: ≤1.0 µA OFF-state leakage prevents DC offset errors in high-gain biopotential amplifiers; SOIC package supports compact PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC4353D,112 | CMOS logic family; wider VCC range (2–10 V); higher ON-resistance (90 Ω typ. at 5 V) | Supports unregulated supplies and mixed-voltage systems; less suitable for low-voltage analog signals due to higher RON | Choose when operating from non-5 V rails or needing broader supply flexibility over speed/linearity. |
| CD4053BE | Single-supply only (VDD–VSS ≤ 15 V); no dedicated latch; higher crosstalk (−40 dB) | Requires external latching logic; limited to unipolar analog ranges unless using charge-pump biasing | Choose for cost-sensitive, low-speed designs where latch functionality is implemented externally and ±5 V operation is not required. |
Compared with 74HCT4353D,112, the 74HC4353D,112 trades lower power and wider supply tolerance for higher ON-resistance and slower switching, while CD4053BE lacks integrated latching and bipolar rail support-making 74HCT4353D,112 optimal for TTL-controlled, ±5 V, latch-secured analog routing.
Availability
74HCT4353D,112 is available at Aetrix Electronics and suitable for industrial data acquisition, automotive sensor conditioning, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HCT4353D,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering logic IC development.
The 74HCT4353D,112 belongs to NXP's legacy 74HCT high-speed CMOS logic family, engineered specifically for robust 5 V TTL-compatible analog switching in harsh environments where reliability and signal fidelity are critical.
FAQ
What is the maximum analog voltage range supported by the 74HCT4353D,112?
The 74HCT4353D,112 supports an analog voltage range from VEE to VCC, with VCC − VEE ≤ 10.0 V. When configured for bipolar operation, it accepts ±5 V signals (VEE = −5 V, VCC = +5 V). For unipolar use, VEE is tied to GND, enabling 0–5 V signal handling. This range is confirmed in the Recommended Operating Conditions table and applies directly to the 74HCT4353D,112 under all specified temperature conditions.
Does the 74HCT4353D,112 require external latching circuitry?
No, the 74HCT4353D,112 integrates address latches controlled by the active-LOW LE (latch enable) input. When LE is HIGH, the device operates transparently; when LE transitions LOW, the current states of S1–S3 are latched and held regardless of subsequent select-line changes. This eliminates the need for external D-type latches in systems with asynchronous control buses, a core feature documented in the General Description and Function Table of the 74HCT4353D,112 datasheet.
Can the 74HCT4353D,112 be used with a 3.3 V microcontroller?
The 74HCT4353D,112 is TTL-input compatible with VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5–5.5 V, making it unsuitable for direct 3.3 V logic drive without level translation. Its input thresholds are fixed for 5 V operation; applying 3.3 V signals risks undefined switching behavior. For 3.3 V systems, a level shifter or a 3.3 V–compatible analog switch (e.g., TMUX1574) should be used instead of the 74HCT4353D,112.
What is the typical ON-resistance of the 74HCT4353D,112 at 5 V supply?
The 74HCT4353D,112 exhibits 70 Ω typical ON-resistance at VCC − VEE = 5 V, as specified in the DC Characteristics table for 74HCT devices. This value is measured under standard test conditions (IS = 100 µA, Tamb = +25 °C) and represents the peak resistance across the analog switch channel. It directly impacts signal attenuation and thermal noise in precision analog paths, and is a confirmed parameter for the 74HCT4353D,112.
Is the 74HCT4353D,112 pin-compatible with the 74HC4353D,112?
Yes, the 74HCT4353D,112 and 74HC4353D,112 share identical pinouts, package dimensions, and functional block diagrams per the Philips "74HC/HCT/HCU/HCMOS Logic Package Outlines" and "Package Information" documents. Both use the same 20-pin SOIC footprint and terminal assignments. However, they differ electrically: 74HCT4353D,112 uses TTL-compatible inputs, while 74HC4353D,112 uses CMOS-level inputs - requiring verification of driving source compatibility before substitution.
74HCT4353D,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 3
- On-State Resistance (Max):
- 120Ohm
- Channel-to-Channel Matching (ΔRon):
- 6Ohm
- Voltage - Supply, Single (V+):
- 4.5V ~ 5.5V
- Voltage - Supply, Dual (V±):
- ±1V ~ 5V
- Switch Time (Ton, Toff) (Max):
- 45ns, 45ns
- -3db Bandwidth:
- 170MHz
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 3.5pF
- Current - Leakage (IS(off)) (Max):
- 100nA
- Crosstalk:
- -60dB @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SO
74HCT4353D,112 FAQ
1.How can I place an order for 74HCT4353D,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT4353D,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT4353D,112 reliable?
The price and inventory of 74HCT4353D,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT4353D,112 is usually 5 days.
3.What payment methods are accepted for 74HCT4353D,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT4353D,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT4353D,112?
74HCT4353D,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT4353D,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT4353D,112?
For technical support, including 74HCT4353D,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT4353D,112 requirements.
6.How does Aetrix verify that 74HCT4353D,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT4353D,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT4353D,112 meets industry standards.
7.What is the process for return or replacement of 74HCT4353D,112?
All 74HCT4353D,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT4353D,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT4353D,112 part is unused and in its original packaging.
Return procedure for 74HCT4353D,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT4353D,112 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

