NXP Semiconductors 74HCT4538N,112
- Part No.:
- 74HCT4538N,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
74HCT4538N,112.pdf
- Description:
- IC MULTIVIBRATOR 35NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT4538N,112 from Nexperia is a dual retriggerable precision monostable multivibrator in 16-lead DIP package, operating from 4.5 V to 5.5 V supply, delivering ±0.2 % pulse width stability over temperature, with 0.7 × REXT × CEXT timing accuracy and Schmitt-trigger inputs tolerant of slow edges. It serves as a precise one-shot timer in digital control, pulse shaping, and debouncing circuits.
For engineers reviewing the 74HCT4538N,112 datasheet, 74HCT4538N,112 pinout, 74HCT4538N,112 application, or 74HCT4538N,112 equivalent, key selection criteria include its dual independent monostable architecture, edge-trigger flexibility (rising or falling), direct active-low reset per channel, external R/C timing programmability, and guaranteed operation across -40 °C to +125 °C.
Technical Context
The 74HCT4538N,112 implements two fully independent retriggerable-resettable monostables, each with dual trigger inputs (nA for falling-edge, nB for rising-edge), dedicated active-low reset (nCD), complementary outputs (nQ/nQ), and separate REXT/CEXT timing node pairs. Its linear timing design ensures predictable pulse width derivation directly from external components.
Each monostable supports immediate termination via nCD, retriggering during an active output pulse to extend duration, and operates with TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5.0 V) while maintaining CMOS power efficiency and latch-up immunity exceeding 100 mA per JESD78 Class II Level B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 4.5 V to 5.5 V - Ensures compatibility with standard 5 V TTL systems and stable timing performance within industrial rail tolerances. |
| Output pulse width | 0.7 × REXT × CEXT - Programmable timing range from ~100 ns to >1 s using standard resistor/capacitor values. |
| Pulse width stability | ±0.2 % over temperature - Enables high-reliability timing in environments with thermal cycling without recalibration. |
| Propagation delay | 23–68 ns (VCC = 5.0 V, CL = 15 pF) - Supports synchronization in sub-10 MHz digital control loops with deterministic latency. |
| Input threshold | VIH ≥ 2.0 V, VIL ≤ 0.8 V (VCC = 5.0 V) - Guarantees robust interfacing with legacy TTL and mixed-signal logic families. |
| Operating temperature | -40 °C to +125 °C - Qualified for under-hood automotive, industrial PLC, and high-ambient embedded applications. |
Pinout & Package
74HCT4538N,112 uses a 16-lead plastic dual in-line package (DIP), body width 7.62 mm, 2.54 mm lead pitch, through-hole mounting. Pin 1 index marked by notch or dot; pin 1 is top-left when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 (1CEXT, 2CEXT) | External capacitor connection | Must be connected to GND; forms timing network with corresponding REXT/CEXT pin. |
| 2, 14 (1REXT/CEXT, 2REXT/CEXT) | Timing resistor/capacitor node | Connects external REXT and shares CEXT path; sets pulse width via 0.7 × REXT × CEXT. |
| 3, 13 (1CD, 2CD) | Direct reset input | Active-LOW asynchronous termination of current output pulse; overrides all triggers. |
| 4, 12 (1B, 2B) | Rising-edge trigger input | Triggers monostable on LOW-to-HIGH transition; Schmitt action accepts slow-rising signals. |
| 5, 11 (1A, 2A) | Falling-edge trigger input | Triggers monostable on HIGH-to-LOW transition; enables edge-selectable timing initiation. |
| 6, 10 (1Q, 2Q) | True output | Active-HIGH output pulse; duration defined by external R/C; drives standard CMOS/TTL loads. |
| 7, 9 (1Q, 2Q) | Complementary output | Active-LOW inverted pulse; provides simultaneous true/inverted timing signals without external inverters. |
| 8 | GND | Ground reference (0 V); must be low-impedance connection for stable timing and noise immunity. |
| 16 | VCC | Positive supply (4.5–5.5 V); decoupling capacitor (100 nF) required near pin for transient suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions on one IC-reduces board space and component count vs. discrete solutions. |
| Retriggerable operation | Allows dynamic pulse extension during active output, essential for variable-width pulse generation in motor control or sensor gating. |
| Edge-selectable triggering | Separate nA (falling) and nB (rising) inputs permit precise event alignment to either signal transition without external conditioning. |
| ±0.2 % pulse width stability | Minimizes timing drift across temperature, eliminating need for calibration in precision instrumentation or data acquisition timing circuits. |
| TTL-compatible input thresholds | Ensures interoperability with legacy 5 V microcontrollers, FPGAs, and logic families without level-shifting circuitry. |
Applications
| Industrial Motor Control | Automotive Sensor Interface |
|---|---|
Use Scenario: Generating adjustable gate drive pulses for BLDC motor commutation sequencing. IC Role / Device Role / Timing Role: Precision monostable providing fixed-duration enable pulses synchronized to Hall-effect sensor edges. Use Value: Pulse width stability ±0.2 % ensures consistent torque delivery and minimizes acoustic noise across ambient temperature swings. | Use Scenario: Debouncing mechanical switch inputs from door latch or seat position sensors. IC Role / Device Role / Timing Role: Dual-channel one-shot suppressing contact bounce with independently set delays per switch. Use Value: Schmitt-trigger inputs tolerate slow-rising switch signals; retriggerable mode prevents false triggers during prolonged bounce periods. |
| Data Acquisition Triggering | Test Equipment Pulse Shaping |
Use Scenario: Synchronizing ADC sampling windows to external analog event triggers. IC Role / Device Role / Timing Role: Monostable converting irregular analog comparator outputs into clean, fixed-width strobe pulses. Use Value: 0.7 × REXT × CEXT timing equation allows exact match to ADC conversion time; ±0.2 % stability maintains sample integrity over thermal cycles. | Use Scenario: Converting arbitrary logic-level waveforms into standardized test pulses for signal integrity validation. IC Role / Device Role / Timing Role: Dual monostable generating calibrated pulse trains with user-defined width and duty cycle. Use Value: Independent reset (nCD) and retrigger (nA/nB) inputs allow real-time pulse width modulation and jitter-free burst generation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC4538N,112 | CMOS version; wider supply range (2.0–6.0 V); lower drive strength (4 mA); higher input impedance. | Better suited for battery-powered or mixed-voltage systems where supply headroom is limited. | Select when operating below 4.5 V or requiring ultra-low static current (<1 μA at 25 °C). |
| SN74LS4538N | TTL version; fixed 5 V supply; higher propagation delay (30–100 ns); higher power consumption (~20 mW/channel). | Compatible with legacy LS-TTL designs but lacks retriggerable flexibility and temperature stability. | Choose only for drop-in replacement in existing LS-based boards where timing precision is secondary to pin compatibility. |
Compared with 74HC4538N,112 and SN74LS4538N, the 74HCT4538N,112 uniquely balances TTL input compatibility with CMOS power efficiency and ±0.2 % pulse width stability-making it optimal for new 5 V designs demanding precision, low heat, and robust noise immunity.
Availability
74HCT4538N,112 is available at Aetrix Electronics and suitable for industrial motor control, automotive sensor interface, data acquisition triggering, and test equipment pulse shaping requiring stable component supply and long-term production continuity.
Supply support for 74HCT4538N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74HCT4538N,112 belongs to Nexperia's HCT logic family, engineered specifically for seamless integration between TTL and CMOS systems-delivering TTL-compatible inputs with CMOS power efficiency and precision timing performance.
FAQ
What is the recommended supply voltage range for the 74HCT4538N,112?
The 74HCT4538N,112 is specified for operation from 4.5 V to 5.5 V. Operation outside this range may cause timing inaccuracies or failure to meet propagation delay specifications. The device is not rated for 3.3 V operation; for lower-voltage systems, consider the 74HC4538N,112 variant instead. Always use local 100 nF ceramic decoupling at the VCC pin.
How does the 74HCT4538N,112 calculate output pulse width?
The 74HCT4538N,112 calculates output pulse width as TW = 0.7 × REXT × CEXT, where REXT connects between nREXT/CEXT and VCC, and CEXT connects between nCEXT and GND. This linear relationship holds across the full operating temperature range (-40 °C to +125 °C) with ±0.2 % variation, enabling predictable, component-driven timing without software calibration.
Can the 74HCT4538N,112 be triggered by both rising and falling edges simultaneously?
No-the 74HCT4538N,112 assigns distinct edge sensitivity per input: nA triggers on HIGH-to-LOW transitions, and nB triggers on LOW-to-HIGH transitions. Both cannot initiate the same monostable simultaneously; however, either input can retrigger an active pulse. This separation enables deterministic edge selection in mixed-signal timing applications.
What is the function of the nCD pin on the 74HCT4538N,112?
The nCD pin on the 74HCT4538N,112 is an active-LOW direct reset input. When pulled LOW, it immediately terminates the current output pulse on its associated channel-regardless of ongoing retrigger activity or timing capacitor charge state. This provides deterministic pulse cancellation for safety-critical or fault-handling logic paths.
Is the 74HCT4538N,112 RoHS compliant and halogen-free?
Yes, the 74HCT4538N,112 is RoHS compliant and halogen-free per Nexperia's product compliance documentation (document ID: 74HCT4538 v.7, Rev. 7 - 26 March 2024). It meets EU Directive 2011/65/EU and IEC 61249-2-21:2018 requirements, with full material declarations available upon request from Aetrix Electronics or directly from Nexperia's compliance portal.
74HCT4538N,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 35 ns
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
74HCT4538N,112 FAQ
1.How can I place an order for 74HCT4538N,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT4538N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT4538N,112 reliable?
The price and inventory of 74HCT4538N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT4538N,112 is usually 5 days.
3.What payment methods are accepted for 74HCT4538N,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT4538N,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT4538N,112?
74HCT4538N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT4538N,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT4538N,112?
For technical support, including 74HCT4538N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT4538N,112 requirements.
6.How does Aetrix verify that 74HCT4538N,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT4538N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT4538N,112 meets industry standards.
7.What is the process for return or replacement of 74HCT4538N,112?
All 74HCT4538N,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT4538N,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT4538N,112 part is unused and in its original packaging.
Return procedure for 74HCT4538N,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT4538N,112 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
