Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Shift Registers

NXP Semiconductors 74HCT595D,112

Name: 74HCT595D,112
Brand: NXP Semiconductors
SKU: 74HCT595D,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT595D,112

Manufacturer:: NXP Semiconductors

Category:: Shift Registers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: 74HCT595D,112.pdf

Description:: NEXPERIA 74HCT595D - SERIAL IN P

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:15,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT595D,112 from Nexperia is an 8-bit serial-in/serial-or-parallel-out shift register with storage latch and 3-state outputs, designed for TTL-level input compatibility (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V at V_CC = 4.5–5.5 V), 5 V operation, -40 °C to +125 °C temperature range, and SO16 package. It enables cascaded LED driver interfaces, microcontroller GPIO expansion, and serial-to-parallel data conversion in industrial control panels.

For engineers reviewing the 74HCT595D,112 datasheet, 74HCT595D,112 pinout, 74HCT595D,112 application, or 74HCT595D,112 equivalent, key selection criteria include TTL-compatible input thresholds, 3-state output enable timing (t_en = 21 ns typ, t_dis = 18 ns typ at V_CC = 5 V), storage/shift clock separation, and MR asynchronous reset behavior.

Technical Context

The device implements two independent synchronous registers: an 8-stage shift register clocked by SHCP (LOW-to-HIGH edge) and a storage register clocked by STCP (LOW-to-HIGH edge), enabling pipelined data flow where shift register contents advance one stage per SHCP while STCP transfers stable data to outputs. Cascading is supported via Q7S serial output feeding DS of the next stage.

Output control is fully decoupled from register state: OE (active LOW) enables/disables all eight Q_n outputs into high-impedance without altering stored data; MR (active LOW) asynchronously clears only the shift register, leaving storage register unaffected until next STCP.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74HCT - TTL-compatible inputs, CMOS outputs; ensures robust interfacing with legacy 5 V microcontrollers and FPGAs.
Supply Voltage Range	4.5 V to 5.5 V - optimized for stable 5 V systems; excludes 3.3 V operation unlike 74HC variants.
Max Clock Frequency	52 MHz (SHCP/STCP) - supports high-speed serial loading and latching in real-time display drivers.
Propagation Delay	t_pd(SHCP→Q7S) = 42 ns typ, t_pd(STCP→Qn) = 40 ns typ - enables sub-100 ns cycle times for time-critical buffering.
Output Drive	±6 mA (Q_n) at V_CC = 5 V - sufficient to directly drive LEDs or standard logic loads without external buffers.
Operating Temperature	-40 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor embedded applications.
ESD Rating	HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 Level 2 requirements for board-level robustness.

Pinout & Package

74HCT595D,112 uses the SO16 (SOT109-1) plastic small outline package: 16-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, JEDEC MS-012 compliant.

Pin	Circuit Role	Design Meaning
1,2,3,4,5,6,7,15	Q0–Q7 parallel outputs	8-bit latched data bus; driven HIGH/LOW or placed in high-Z when OE = HIGH.
8	GND	Ground reference for all internal logic and output stages; must be low-impedance connection.
9	Q7S serial output	Shift register stage 7 output; used to daisy-chain multiple 74HCT595 devices.
10	MR master reset	Asynchronous active-LOW input; clears shift register only; no effect on storage register or outputs.
11	SHCP shift clock	LOW-to-HIGH edge shifts DS into stage 0 and advances all bits; controls serial data ingestion rate.
12	STCP storage clock	LOW-to-HIGH edge copies shift register contents to storage register; determines parallel output update timing.
13	OE output enable	Active-LOW control; disables all Q_n outputs to high-Z without affecting internal register states.
14	DS serial data input	Single-bit serial input synchronized to SHCP; accepts TTL-level signals directly.
16	V_CC	+5 V supply; powers both logic core and output drivers; requires local 100 nF decoupling.

Key Features

Feature	Design Value
Separate shift/storage clocks	Enables continuous serial data streaming while holding stable parallel outputs - critical for glitch-free display updates.
TTL-compatible inputs	V_IH = 2.0 V min, V_IL = 0.8 V max at 5 V - eliminates level-shifting when interfacing with legacy 5 V MCUs and logic families.
3-state parallel outputs	OE-controlled high-Z state allows direct connection to shared buses without contention or external tri-state logic.
Asynchronous master reset	MR clears shift register independently - enables deterministic initialization without disturbing latched display data.
Cascadable serial output	Q7S provides clean, buffered serial output with defined timing - supports unlimited daisy-chaining for scalable I/O expansion.

Applications

LED Matrix Driver

Microcontroller GPIO Expander

Use Scenario: Driving 8×8 monochrome LED matrix with row/column scanning using two 74HCT595 cascaded per axis.

IC Role / Device Role / Timing Role: Serial-to-parallel converter providing column data latching synchronized to row decoder timing; Q7S enables vertical cascade.

Use Value: Reduces MCU pin count from 16 to 3 (SHCP, STCP, DS); OE allows blanking during row transitions to eliminate ghosting.

Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU in a smart sensor node with 12 digital inputs/outputs.

IC Role / Device Role / Timing Role: Bidirectional I/O expander where DS/SHCP/STCP/OE are controlled by SPI bit-banged pins; MR resets shift state on boot.

Use Value: Enables full 8-bit parallel read/write at 5 MHz; 3-state outputs prevent bus contention during MCU sleep modes.

Industrial Control Panel Interface

Serial Data Buffer for PLC Modules

Use Scenario: Interfacing 8 tactile switches and 8 status LEDs to a DIN-rail mounted PLC CPU module over 1 m ribbon cable.

IC Role / Device Role / Timing Role: Input debouncer and output driver buffer; shift register captures switch states synchronously to STCP edge; OE isolates outputs during configuration.

Use Value: Immune to EMI-induced glitches due to synchronous sampling; ±6 mA drive sustains LED brightness across long traces.

Use Scenario: Buffering Modbus RTU serial frames between RS-485 transceiver and FPGA-based protocol engine in a modular I/O chassis.

IC Role / Device Role / Timing Role: Frame-aligned data latch; SHCP clocked from UART RX clock domain; STCP triggered on frame end interrupt to capture complete byte.

Use Value: Eliminates metastability risk in cross-clock-domain transfers; MR ensures known shift state after communication errors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 8-bit serial-in/parallel-out shift register applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HC595D,112	CMOS inputs (V_IH = 3.15 V min at 4.5 V); wider 2–6 V supply range; lower ICC (80 μA typ)	Better suited for mixed-voltage systems (3.3 V MCU + 5 V peripherals); higher noise margin	Select when interfacing with 3.3 V logic or requiring ultra-low static power
SN74HC595PWR	Texas Instruments variant; identical function but different thermal resistance (θ_JA = 120 K/W vs Nexperia's 100 K/W); same SO16 footprint	Slightly reduced maximum sustained clock frequency at elevated ambient temperatures	Select when TI supply chain preference or dual-sourcing strategy applies; verify thermal derating in enclosure

Compared with 74HC595D,112, the 74HCT595D,112 offers tighter input threshold matching to legacy 5 V TTL, simplifying interface design without level shifters; versus SN74HC595PWR, it delivers superior thermal performance in compact industrial enclosures.

Availability

74HCT595D,112 is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and LED signage requiring stable component supply across extended temperature ranges and multi-year production cycles.

Supply support for 74HCT595D,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and discrete components with focus on efficiency, reliability, and sustainability.

The 74HCT series targets industrial and automotive applications demanding robust 5 V TTL-compatible logic with extended temperature operation and high ESD immunity.

FAQ

Can 74HCT595D,112 operate at 3.3 V supply?

No. The 74HCT595D,112 is specified only for 4.5 V to 5.5 V operation. Its TTL-compatible inputs require minimum 2.0 V V_IH, which cannot be guaranteed below 4.5 V supply. For 3.3 V systems, use 74HC595D,112 or level-shifting circuitry.

What happens to Q_n outputs during MR assertion?

Asserting MR (LOW) clears only the shift register; the storage register and Q_n outputs remain unchanged until the next STCP edge. Outputs stay active or in their prior state - no glitch or high-Z transition occurs.

Is Q7S output buffered and capable of driving another 74HCT595's DS input directly?

Yes. Q7S is a fully buffered, rail-to-rail CMOS output rated for ±6 mA drive strength. It meets 74HCT595 input voltage thresholds and timing requirements, enabling direct connection to DS of the next device in a cascade without external components.

How does OE interact with STCP and MR timing?

OE is asynchronous and independent: asserting OE HIGH places Q_n in high-Z regardless of STCP or MR state. Register contents (shift and storage) continue updating normally; outputs resume previous logic levels immediately upon OE returning LOW.

74HCT595D,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HCT

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Active

Logic Type:: Shift Register

Output Type:: Tri-State

Number of Elements:: 1

Number of Bits per Element:: 8

Function:: Serial to Parallel, Serial

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

74HCT595D,112 FAQ

1.How can I place an order for 74HCT595D,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT595D,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT595D,112 reliable?

The price and inventory of 74HCT595D,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT595D,112 is usually 5 days.

3.What payment methods are accepted for 74HCT595D,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT595D,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT595D,112?

74HCT595D,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT595D,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT595D,112?

For technical support, including 74HCT595D,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT595D,112 requirements.

6.How does Aetrix verify that 74HCT595D,112 is sourced from the original manufacturer or authorized distributors?

All 74HCT595D,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT595D,112 meets industry standards.

7.What is the process for return or replacement of 74HCT595D,112?

All 74HCT595D,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT595D,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT595D,112 part is unused and in its original packaging.

Return procedure for 74HCT595D,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…