Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi 74LCX760MTC

Name: 74LCX760MTC
Brand: onsemi
SKU: 74LCX760MTC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LCX760MTC

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 20-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74LCX760MTC.pdf

Description:: IC BUF NON-INVERT 3.6V 20TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,476

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LCX760MTC from ON Semiconductor is a low-voltage octal non-inverting buffer/line driver with open-drain outputs, 5V-tolerant inputs, and 3-STATE control. It operates at 2.3–3.6 V_CC, delivers 24 mA sink drive at 3.0 V, achieves 8.0 ns max propagation delay (V_CC = 3.3 V), and supports live insertion in bus-oriented memory address or clock distribution applications.

For engineers reviewing the 74LCX760MTC datasheet, pinout, applications, or equivalent options, key selection criteria include 5V-tolerant input compatibility with mixed-voltage systems, open-drain output flexibility for wired-AND logic, 3-STATE enable timing (t_PZL/t_PLZ ≤ 8.0 ns), and JEDEC MO-153 TSSOP-20 packaging for high-density PCB layouts.

Technical Context

The 74LCX760MTC implements eight independent non-inverting buffers, each with dual 3-STATE enable inputs (OE1/OE2) controlling groups of four outputs. Its open-drain outputs require external pull-up resistors and support voltage-level translation between 2.5/3.3 V domains and 5 V buses.

Designed using advanced CMOS process, it meets JEDEC JED78 latch-up immunity and provides ESD protection per Human Body Model (≥2000 V) and Machine Model (≥200 V). Power-down high-impedance behavior ensures safe operation during power sequencing when OE is tied to V_CC via pull-up.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3 V to 3.6 V - Enables direct interface with 2.5 V and 3.3 V logic systems without level shifters.
Input Voltage Tolerance	0 V to 5.5 V - Allows connection to 5 V signal sources while powered from lower V_CC.
t_PZL Max	8.0 ns at V_CC = 3.3 V - Supports high-speed bus timing in memory address or clock fanout applications.
I_OL Sink Drive	24 mA at V_CC = 3.0 V - Sufficient for driving standard TTL loads or multiple CMOS inputs with pull-up.
Output Type	Open-drain - Enables wired-AND configuration, I²C-style bus sharing, and flexible voltage translation.
Package	TSSOP-20 (JEDEC MO-153, 4.4 mm wide) - Provides compact footprint and thermal performance for space-constrained designs.

Pinout & Package

74LCX760MTC is housed in a 20-lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153 compliant, with 4.4 mm body width and 0.65 mm lead pitch. Pin assignments follow standard LCX family layout for pin-compatible variants.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 6, 10, 11, 13, 15, 17, 19	Ground (GND), V_CC, Inputs (I0–I7), Outputs (O0–O7)	Power, signal, and I/O terminals distributed across both sides; GND (Pin 10) and V_CC (Pin 1) placed for low-inductance decoupling.
3, 5, 7, 9	OE2 (3-STATE Enable Group 2)	Active-low enables outputs O0–O3; allows independent control of two output banks.
12, 14, 16, 18	OE1 (3-STATE Enable Group 1)	Active-low enables outputs O4–O7; supports partial bus isolation or staggered enable sequencing.
20	V_CC	Single 2.3–3.6 V supply rail; requires local 0.1 µF ceramic decoupling adjacent to this pin.

Key Features

Feature	Design Value
5V-tolerant inputs	Accepts 0–5.5 V input signals while operating from 2.3–3.6 V V_CC, eliminating need for external level translators in mixed-voltage systems.
Open-drain outputs	Enables shared-bus architectures (e.g., interrupt lines, reset nets) and configurable pull-up voltage selection independent of V_CC.
Live insertion support	Power-down high-impedance inputs/outputs prevent bus contention during hot-plug events when OE is pulled up to V_CC.
Low dynamic power	10 µA max ICC quiescent current and 10 pF CPD ensure minimal switching power in battery-sensitive or thermally constrained applications.

Applications

Memory Address Buffering	Industrial I/O Expansion
Use Scenario: Driving address lines from a 3.3 V microcontroller to multiple 5 V SRAM chips on a shared bus. IC Role / Device Role / Timing Role: Non-inverting buffer with 5V-tolerant inputs and open-drain outputs acts as voltage-translating address driver with 3-STATE isolation. Use Value: Eliminates discrete level shifters; t_PZL ≤ 8.0 ns ensures setup/hold timing compliance across temperature range (−40°C to +85°C).	Use Scenario: Consolidating multiple sensor interrupt signals onto a single microcontroller input using wired-AND logic. IC Role / Device Role / Timing Role: Open-drain outputs configured in wired-AND topology serve as active-low interrupt combiner with independent enable control. Use Value: OE1/OE2 allow selective masking of interrupt sources without software overhead; 24 mA sink capability drives long traces reliably.
Low-Power Clock Distribution	Legacy Bus Interface Adapter
Use Scenario: Fanout of a 3.3 V system clock to multiple 5 V peripheral clock inputs with controlled edge rates. IC Role / Device Role / Timing Role: Low-skew (<1.0 ns) non-inverting buffer with 5V-tolerant inputs interfaces clock domain across voltage boundaries. Use Value: Input edge rate limit (0–10 ns/V) suppresses EMI; VOL ≤ 0.55 V at 24 mA ensures clean logic LOW recognition by 5 V receivers.	Use Scenario: Adapting modern 3.3 V FPGA I/O to legacy 5 V parallel data buses (e.g., printer port, ISA-like peripherals). IC Role / Device Role / Timing Role: Octal buffer provides bidirectional voltage translation capability when paired with external pull-ups and direction control logic. Use Value: 5.5 V input tolerance and open-drain outputs permit safe interfacing without risk of overvoltage damage to FPGA I/O pins.

Memory Address Buffering

Industrial I/O Expansion

Use Scenario: Driving address lines from a 3.3 V microcontroller to multiple 5 V SRAM chips on a shared bus.

IC Role / Device Role / Timing Role: Non-inverting buffer with 5V-tolerant inputs and open-drain outputs acts as voltage-translating address driver with 3-STATE isolation.

Use Value: Eliminates discrete level shifters; t_PZL ≤ 8.0 ns ensures setup/hold timing compliance across temperature range (−40°C to +85°C).

Use Scenario: Consolidating multiple sensor interrupt signals onto a single microcontroller input using wired-AND logic.

IC Role / Device Role / Timing Role: Open-drain outputs configured in wired-AND topology serve as active-low interrupt combiner with independent enable control.

Use Value: OE1/OE2 allow selective masking of interrupt sources without software overhead; 24 mA sink capability drives long traces reliably.

Low-Power Clock Distribution

Legacy Bus Interface Adapter

Use Scenario: Fanout of a 3.3 V system clock to multiple 5 V peripheral clock inputs with controlled edge rates.

IC Role / Device Role / Timing Role: Low-skew (<1.0 ns) non-inverting buffer with 5V-tolerant inputs interfaces clock domain across voltage boundaries.

Use Value: Input edge rate limit (0–10 ns/V) suppresses EMI; VOL ≤ 0.55 V at 24 mA ensures clean logic LOW recognition by 5 V receivers.

Use Scenario: Adapting modern 3.3 V FPGA I/O to legacy 5 V parallel data buses (e.g., printer port, ISA-like peripherals).

IC Role / Device Role / Timing Role: Octal buffer provides bidirectional voltage translation capability when paired with external pull-ups and direction control logic.

Use Value: 5.5 V input tolerance and open-drain outputs permit safe interfacing without risk of overvoltage damage to FPGA I/O pins.

Equivalent & Alternatives

The following parts are listed as comparable options for similar buffer/line driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74LVC244APW	Push-pull outputs (not open-drain); 1.65–3.6 V V_CC; no 5V input tolerance (max VI = V_CC + 0.3 V)	Requires external level shifters for 5 V bus interfacing; unsuitable for wired-AND or I²C-style sharing.	Select only if push-pull drive and strict 3.3 V-only operation are acceptable; verify VI limits against source voltage.
SN74LVCH16244A	16-bit, 3.3 V only (1.65–3.6 V); 5V-tolerant inputs; push-pull outputs; different pinout and package (TSSOP-48)	Higher channel count but lacks open-drain functionality; incompatible pin mapping prevents drop-in replacement.	Consider for higher-density buffering where open-drain is not required and board layout allows rework.

Compared with 74LCX760MTC, the 74LVC244APW offers lower static power but cannot replace its 5V-tolerant open-drain function, while the SN74LVCH16244A provides more channels but requires redesign due to pinout and output architecture differences.

Availability

74LCX760MTC is available at Aetrix Electronics and suitable for memory address buffering, industrial I/O expansion, and low-power clock distribution requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for 74LCX760MTC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor (formerly Fairchild Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and discrete devices for automotive, industrial, and computing markets.

The 74LCX760MTC belongs to the LCX low-voltage logic family, designed specifically for mixed-signal interfacing between 2.5/3.3 V systems and legacy 5 V buses while maintaining high speed and low power.

FAQ

What is the maximum input voltage rating for 74LCX760MTC?

The 74LCX760MTC supports DC input voltages from 0 V to 5.5 V, regardless of V_CC level. This 5V-tolerant capability allows direct connection to 5 V signal sources even when powered from 2.3 V or 3.3 V, making it ideal for voltage-level bridging in mixed-supply systems without external translators. The 74LCX760MTC maintains this rating across its full operating temperature range (−40°C to +85°C).

Does 74LCX760MTC support live insertion or hot-swap applications?

Yes, the 74LCX760MTC supports live insertion and withdrawal when OE inputs are tied to V_CC through an appropriate pull-up resistor. During power-up or power-down, this configuration forces all inputs and outputs into high-impedance states, preventing bus contention or back-driving. The 74LCX760MTC's power-down leakage current is limited to 10 µA, ensuring safe operation under partial power conditions.

What is the output drive capability of 74LCX760MTC at 3.0 V V_CC?

At V_CC = 3.0 V, the 74LCX760MTC delivers up to 24 mA sink current per output (I_OL). This is specified under DC conditions and ensures reliable logic LOW assertion into standard TTL loads or multiple CMOS inputs. The 74LCX760MTC maintains VOL ≤ 0.55 V at this drive level, meeting noise margin requirements for robust signal integrity in noisy industrial environments.

Can 74LCX760MTC be used as a level translator between 3.3 V and 5 V logic domains?

Yes, the 74LCX760MTC functions as a unidirectional level translator: its 5V-tolerant inputs accept 0–5.5 V signals while operating from 2.3–3.6 V V_CC, and its open-drain outputs allow external pull-up to any voltage up to 5.5 V. This enables translation from 3.3 V logic to 5 V bus levels. The 74LCX760MTC does not support bidirectional translation without additional circuitry.

What package type is used for 74LCX760MTC?

The 74LCX760MTC is packaged in a 20-lead Thin Shrink Small Outline Package (TSSOP), compliant with JEDEC MO-153 mechanical standard. It features a 4.4 mm body width and 0.65 mm lead pitch, offering higher pin density and improved thermal performance compared to standard SOIC. This package is RoHS-compliant and compatible with standard surface-mount assembly processes.

74LCX760MTC Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 20-TSSOP (0.173", 4.40mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 4

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 24mA

Voltage - Supply:: 2V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-TSSOP

74LCX760MTC FAQ

1.How can I place an order for 74LCX760MTC through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LCX760MTC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LCX760MTC reliable?

The price and inventory of 74LCX760MTC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LCX760MTC is usually 5 days.

3.What payment methods are accepted for 74LCX760MTC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LCX760MTC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LCX760MTC?

74LCX760MTC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LCX760MTC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LCX760MTC?

For technical support, including 74LCX760MTC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LCX760MTC requirements.

6.How does Aetrix verify that 74LCX760MTC is sourced from the original manufacturer or authorized distributors?

All 74LCX760MTC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LCX760MTC meets industry standards.

7.What is the process for return or replacement of 74LCX760MTC?

All 74LCX760MTC units undergo pre-shipment inspection (PSI). If there is an issue with 74LCX760MTC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LCX760MTC part is unused and in its original packaging.

Return procedure for 74LCX760MTC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…