onsemi 74LCXH245WM
- Part No.:
- 74LCXH245WM
- Manufacturer:
- onsemi
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74LCXH245WM.pdf
- Description:
- IC TXRX NON-INVERT 3.6V 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LCXH245WM from ON Semiconductor is a low-voltage bidirectional transceiver with bushold functionality, designed for 2.3V–3.6V bus interfacing between mixed-voltage domains. It features 8-bit non-inverting data paths, 3-STATE outputs controlled by OE and T/R inputs, ±24 mA drive at 3.0V, and 7.0 ns max propagation delay at VCC = 3.3V - enabling reliable level-shifting in compact embedded control buses.
For engineers reviewing the 74LCXH245WM datasheet, pinout, applications, or equivalent options, key selection criteria include bushold-enabled floating-input immunity, 5V-tolerant control pins (OE/T/R), 20-pin SOIC package compatibility, and verified operation across −40°C to +85°C industrial temperature range.
Technical Context
The 74LCXH245WM implements dual-directional data flow via a single T/R control signal, with independent 3-STATE enable via OE - supporting both A→B and B→A transfer without external logic. Its bushold circuitry actively maintains valid logic levels on all A0–A7 and B0–B7 I/Os when un-driven, eliminating need for external pull-up/down resistors.
Designed using advanced CMOS process, it achieves high-speed performance while maintaining low ICC (≤10 µA quiescent) and robust ESD protection (>2000V HBM). All I/Os tolerate 5V inputs regardless of VCC, enabling safe interfacing with legacy 5V controllers while operating at 2.5V/3.3V core logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3V–3.6V operating supply - supports dual-rail systems with 2.5V or 3.3V logic domains |
| Propagation Delay | 7.0 ns max at VCC = 3.3V, CL = 50 pF - ensures timing compliance in sub-100 MHz synchronous buses |
| Output Drive | ±24 mA at VCC = 3.0V - drives standard TTL loads and multiple CMOS inputs without buffering |
| Input Voltage Tolerance | 5V tolerant on OE and T/R - allows direct connection to 5V microcontroller GPIOs without level shifters |
| Bushold Current | ±45 µA min at VCC = 2.3V - reliably holds floating I/Os at valid logic states without external components |
| ESD Rating | >2000V HBM - meets industrial handling requirements without additional board-level protection |
| Operating Temp | −40°C to +85°C - qualified for extended-temperature industrial and automotive under-hood applications |
Pinout & Package
74LCXH245WM is housed in a 20-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-013, 0.300" wide (Package Number M20B), with standard 1.27 mm pitch and gull-wing leads suitable for reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable Input | Active-low global 3-STATE control - disables both A and B ports simultaneously into high-impedance |
| 2 (A0) | Side A I/O with Bushold | Bidirectional data terminal with active bushold - retains logic state when un-driven |
| 3 (A1) | Side A I/O with Bushold | Same as A0 - enables 8-bit parallel bus extension without external biasing |
| 4 (A2) | Side A I/O with Bushold | Part of A-side 8-bit port - compatible with 2.5V/3.3V logic families |
| 5 (A3) | Side A I/O with Bushold | Supports hot-swap-capable bus isolation when OE is asserted |
| 6 (A4) | Side A I/O with Bushold | Provides noise-immune interface to FPGA or ASIC local bus |
| 7 (A5) | Side A I/O with Bushold | Enables bidirectional communication with memory-mapped peripherals |
| 8 (A6) | Side A I/O with Bushold | Retains valid logic during power sequencing transitions |
| 9 (A7) | Side A I/O with Bushold | Completes A-side 8-bit port - matches B-side for symmetric data exchange |
| 10 (GND) | Ground Reference | Primary return path for all I/O and supply currents - must be low-inductance connection |
| 11 (B7) | Side B I/O with Bushold | Bidirectional counterpart to A7 - supports reverse data flow when T/R = HIGH |
| 12 (B6) | Side B I/O with Bushold | Same functionality as B7 - forms part of B-side 8-bit port |
| 13 (B5) | Side B I/O with Bushold | Enables full-duplex bus arbitration in multi-master configurations |
| 14 (B4) | Side B I/O with Bushold | Supports isolated peripheral expansion in modular system designs |
| 15 (B3) | Side B I/O with Bushold | Valid logic retention reduces risk of metastability in asynchronous handshaking |
| 16 (B2) | Side B I/O with Bushold | Compatible with 3.3V LVTTL and LVCMOS interfaces |
| 17 (B1) | Side B I/O with Bushold | Matches A1 timing characteristics - ensures matched skew across all 8 bits |
| 18 (B0) | Side B I/O with Bushold | First bit of B-side port - used for LSB-aligned data transfers |
| 19 (T/R) | Transmit/Receive Control | Active-high direction selector - determines data flow A→B (LOW) or B→A (HIGH) |
| 20 (VCC) | Power Supply | 2.3V–3.6V supply input - decoupling capacitor required within 1 cm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Bushold Inputs | Eliminates external pull-up/pull-down resistors on all 16 I/Os - reduces BOM count and PCB area |
| 5V-Tolerant Controls | OE and T/R accept 0–5.5V inputs while VCC = 2.3–3.6V - simplifies interface to 5V microcontrollers |
| Low-Power Quiescent ICC | ≤10 µA at VCC = 2.3–3.6V - enables always-on bus monitoring in battery-backed systems |
| High-Drive Outputs | ±24 mA sink/source at VCC = 3.0V - drives up to 10 LVTTL loads or 20+ CMOS inputs directly |
| Noise/EMI Reduction | Patented output edge-rate control - limits di/dt to reduce radiated emissions in dense layouts |
| Latch-Up Immunity | >500 mA per IEC 61000-4-2 - withstands transient overvoltage events without destructive failure |
Applications
| Industrial PLC Backplane Interface | Embedded Microcontroller Bus Extension |
|---|---|
Use Scenario: Interfacing a 3.3V ARM Cortex-M4 MCU to legacy 2.5V sensor hub on a modular I/O rack backplane. IC Role / Device Role / Timing Role: Bidirectional voltage-level translator and bus driver with bushold-enabled hot-plug resilience. Use Value: Eliminates 16 external pull-up resistors and guarantees stable logic states during card insertion/removal. |
Use Scenario: Expanding GPIO count of an STM32F407-based motor controller using external shift registers and ADCs. IC Role / Device Role / Timing Role: Synchronous 8-bit data bridge between MCU's APB2 bus and peripheral subsystem clocked at 50 MHz. Use Value: 7.0 ns propagation delay ensures setup/hold timing margins are maintained across 20 cm PCB traces. |
| FPGA Configuration Data Path | Automotive Body Control Module |
Use Scenario: Routing configuration bitstream from SPI flash to Xilinx Artix-7 FPGA during power-up sequence. IC Role / Device Role / Timing Role: Direction-controlled data repeater with 5V-tolerant OE enabling FPGA-initiated reset coordination. Use Value: Bushold prevents floating configuration lines that could cause FPGA misconfiguration or boot failure. |
Use Scenario: Isolating LIN transceiver data lines from 3.3V microcontroller in door module ECU with shared ground. IC Role / Device Role / Timing Role: Fault-tolerant bidirectional buffer with ESD-hardened I/Os meeting ISO 10605 requirements. Use Value: >2000V HBM rating and −40°C to +85°C qualification ensure reliability in harsh vehicle environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC245APWR | No bushold; requires external pull-ups on unused I/Os; 1.65V–3.6V VCC range; slightly higher ICC (20 µA) | Lacks floating-input immunity - unsuitable for hot-swap or partial-bus-enable scenarios | Select when bushold is unnecessary and cost-per-unit is prioritized over design simplicity |
| 74ALVC16245PAG | 16-bit version in TSSOP-48; no bushold; 1.65V–3.6V VCC; 2.1 ns tPD at 3.3V | Higher pin count and speed - intended for wide-data-path applications like memory buffers | Choose for 16-bit parallel buses where layout space permits larger package and bushold is not required |
Compared with 74LCXH245WM, SN74LVC245APWR lacks bushold and increases BOM complexity, while 74ALVC16245PAG offers double the width but no bushold and requires PCB redesign - making 74LCXH245WM optimal for compact, robust 8-bit mixed-voltage interconnects.
Availability
74LCXH245WM is available at Aetrix Electronics and suitable for industrial PLC backplanes, embedded microcontroller bus extensions, FPGA configuration paths, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LCXH245WM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and discrete devices for automotive, industrial, cloud computing, and IoT applications.
The 74LCXH245WM belongs to the LCX family of low-voltage CMOS logic devices, engineered specifically for mixed-voltage system interfacing with emphasis on bushold stability, ESD robustness, and industrial temperature operation.
FAQ
What is the bushold function in the 74LCXH245WM and how does it benefit circuit design?
The bushold function in the 74LCXH245WM actively maintains valid logic states on all 16 I/O pins (A0–A7 and B0–B7) when un-driven, eliminating the need for external pull-up or pull-down resistors. This reduces BOM cost, saves PCB area, and improves reliability in hot-swap or partial-bus-enable applications. For the 74LCXH245WM, bushold current is specified at ±45 µA minimum at VCC = 2.3V, ensuring robust state retention even at lowest operating voltage.
Can the 74LCXH245WM interface safely between a 5V microcontroller and a 3.3V FPGA?
Yes - the 74LCXH245WM supports 5V-tolerant OE and T/R control inputs while operating at VCC = 3.3V, allowing direct connection to 5V GPIOs without level shifters. Its I/Os are not 5V-tolerant, so A/B-side data lines must remain within 0–VCC (0–3.3V). The 74LCXH245WM thus serves as a safe, low-skew directional bridge between 5V control logic and 3.3V data domains.
What is the maximum operating frequency supported by the 74LCXH245WM in a typical bus application?
The 74LCXH245WM does not specify a maximum clock frequency, but its 7.0 ns max propagation delay (tPHL/tPLH) at VCC = 3.3V and CL = 50 pF implies reliable operation in synchronous buses up to ~70 MHz (assuming 50% duty cycle and sufficient setup/hold margins). For the 74LCXH245WM, actual achievable frequency depends on load capacitance, trace length, and driving strength - validated per application.
Does the 74LCXH245WM require decoupling capacitors, and if so, what value is recommended?
Yes - the 74LCXH245WM requires a minimum 0.1 µF ceramic decoupling capacitor placed as close as possible (within 1 cm) to the VCC pin (pin 20) and GND pin (pin 10). Additional bulk capacitance (e.g., 4.7 µF tantalum) may be added near the power entry point for systems with dynamic current demands. This ensures stable VCC during fast output transitions and minimizes noise coupling into the 74LCXH245WM's sensitive bushold circuitry.
Is the 74LCXH245WM pin-compatible with other members of the LCXH family such as the 74LCXH16245?
No - the 74LCXH245WM is an 8-bit device in a 20-pin SOIC package, whereas the 74LCXH16245 is a 16-bit transceiver in a 48-pin TSSOP package. They share functional architecture (bushold, OE/T/R control, 2.3–3.6V operation) but differ in pin count, I/O count, and physical layout. The 74LCXH245WM has no pin-to-pin compatibility with wider or narrower variants; replacement requires PCB redesign.
74LCXH245WM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LCXH
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
74LCXH245WM FAQ
1.How can I place an order for 74LCXH245WM through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LCXH245WM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LCXH245WM reliable?
The price and inventory of 74LCXH245WM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LCXH245WM is usually 5 days.
3.What payment methods are accepted for 74LCXH245WM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LCXH245WM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LCXH245WM?
74LCXH245WM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LCXH245WM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LCXH245WM?
For technical support, including 74LCXH245WM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LCXH245WM requirements.
6.How does Aetrix verify that 74LCXH245WM is sourced from the original manufacturer or authorized distributors?
All 74LCXH245WM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LCXH245WM meets industry standards.
7.What is the process for return or replacement of 74LCXH245WM?
All 74LCXH245WM units undergo pre-shipment inspection (PSI). If there is an issue with 74LCXH245WM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LCXH245WM part is unused and in its original packaging.
Return procedure for 74LCXH245WM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LCXH245WM Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

