Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74LV02PW,118

Name: 74LV02PW,118
Brand: Nexperia USA Inc.
SKU: 74LV02PW,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LV02PW,118

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74LV02PW,118.pdf

Description:: IC GATE NOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,585

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LV02PW,118 from Nexperia is a low-voltage Si-gate CMOS quad 2-input NOR gate operating from 1.0 V to 5.5 V supply, delivering propagation delays as low as 6.0 ns at V_CC = 3.3 V and 15 pF load, with guaranteed operation from −40 °C to +125 °C in TSSOP14 package. It serves as a logic-level combinatorial gate in power-constrained digital control paths, such as microcontroller I/O expansion and bus arbitration circuits.

For engineers reviewing the 74LV02PW,118 datasheet, 74LV02PW,118 pinout, 74LV02PW,118 application, or 74LV02PW,118 equivalent, this page delivers verified functional identity, validated pin mapping for TSSOP14, confirmed static/dynamic specifications across temperature, and real-world substitution guidance - all without reliance on generic timing or logic family assumptions.

Technical Context

The 74LV02PW implements four independent 2-input NOR gates using low-threshold CMOS process technology optimized for 1.0 V–3.6 V operation while maintaining TTL input compatibility at V_CC = 2.7 V–3.6 V. Each gate exhibits symmetrical HIGH/LOW output drive capability up to ±12 mA at 4.5 V.

Its logic behavior follows standard Boolean NOR truth table (L,L→H; L,H→L; H,L→L; H,H→L), with input thresholds defined per V_CC range (e.g., VIH = 2.0 V min at V_CC = 2.7–3.6 V). Output voltage levels are rail-to-rail referenced, supporting clean interfacing with mixed-voltage systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.0 V to 5.5 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains
Propagation Delay (t_pd)	6.0 ns typical at V_CC = 3.3 V, CL = 15 pF - enables reliable operation in sub-100 MHz synchronous control paths
Output Drive Strength	±12 mA at V_CC = 4.5 V - sufficient to drive multiple 74-series inputs or small capacitive loads without buffering
Input Threshold Compatibility	TTL-compatible at V_CC = 2.7–3.6 V - allows seamless integration into legacy 3.3 V systems with 5 V-tolerant inputs
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and high-reliability embedded applications
Power Dissipation Capacitance	22 pF - used to calculate dynamic power: P_D = C_PD × V_CC² × f_i × N, critical for battery-powered logic design

Pinout & Package

TSSOP14 package (SOT402-1): plastic thin shrink small outline, 14 leads, body width 4.4 mm, 0.65 mm pitch, exposed pad not electrically connected.

Pin/Terminal	Circuit Role	Design Meaning
1	1Y	Output of Gate 1 - drives downstream logic or pull-up/pull-down networks
2	1A	Input A of Gate 1 - accepts CMOS or TTL-level signals depending on V_CC
3	1B	Input B of Gate 1 - dual-input NOR requires both low for high output
4	2Y	Output of Gate 2 - independent signal path; no internal coupling to other gates
5	2A	Input A of Gate 2 - electrically isolated from Gate 1 inputs
6	2B	Input B of Gate 2 - shares same V_CC/GND reference but no shared logic state
7	GND	Ground reference - must be low-impedance connection to minimize ground bounce < 0.8 V
8	3A	Input A of Gate 3 - supports fan-in expansion in multi-stage combinational logic
9	3B	Input B of Gate 3 - enables compact implementation of 3-input NOR via cascading
10	3Y	Output of Gate 3 - routed separately to avoid crosstalk with Gate 1/2 outputs
11	4A	Input A of Gate 4 - provides fourth independent logic function in single footprint
12	4B	Input B of Gate 4 - allows full utilization of device without unused gates
13	4Y	Output of Gate 4 - matches electrical characteristics of other outputs (VOH/VOL, t_pd)
14	V_CC	Positive supply - decoupling capacitor (100 nF) required within 5 mm for stable switching

Key Features

Feature	Design Value
Wide supply range (1.0–5.5 V)	Enables single part number deployment across 1.2 V FPGA I/O banks, 1.8 V ASIC cores, and 5 V legacy peripherals
Guaranteed operation to +125 °C	Validates use in engine control units, power supply sequencers, and industrial PLC backplanes without derating
Low ground bounce (< 0.8 V)	Reduces risk of false triggering in adjacent logic due to simultaneous switching noise
High noise immunity (VIH/VIL margins)	Provides >0.7 V DC noise margin at V_CC = 3.3 V, improving robustness in EMI-prone environments
ESD protection (HBM >2000 V)	Meets IEC 61000-4-2 Level 2 requirements for handling during board assembly and field service

Applications

Microcontroller I/O Expansion

Bus Arbitration Logic

Use Scenario: Adding discrete logic to extend GPIO count on resource-constrained MCUs like STM32L0 or MSP430FR.

IC Role / Device Role / Timing Role: NOR gate implements active-low enable logic for peripheral select lines, synchronized to MCU clock domain.

Use Value: Eliminates need for dedicated I/O expander IC, reducing BOM cost and PCB area while maintaining deterministic 6 ns propagation delay.

Use Scenario: Resolving contention between two DMA controllers sharing a common memory bus.

IC Role / Device Role / Timing Role: Quad NOR forms priority encoder that asserts bus grant only when one controller requests access and the other is idle.

Use Value: Provides sub-10 ns decision latency, preventing bus lockup without software intervention or external arbitration chips.

Power Sequencing Control

Reset Signal Conditioning

Use Scenario: Generating delayed enable signals for multi-rail power supplies in FPGA-based systems.

IC Role / Device Role / Timing Role: NOR gate combines undervoltage lockout (UVLO) and thermal shutdown signals to hold downstream regulators in reset.

Use Value: Ensures strict power-up order (e.g., VCCINT before VCCAUX) with hardware-level reliability, independent of firmware execution.

Use Scenario: Debouncing and synchronizing mechanical reset buttons in industrial HMIs.

IC Role / Device Role / Timing Role: Cross-coupled NOR gates form an SR latch that filters contact bounce and aligns reset assertion to system clock edge.

Use Value: Delivers glitch-free, metastability-hardened reset pulses with <10 ns jitter, meeting ARM Cortex-M startup timing requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LV02APW	TI version; identical pinout and DC specs, but t_pd = 7.5 ns (min) at V_CC = 3.3 V vs. Nexperia's 6.0 ns typical	Same TSSOP14 footprint and temperature range; slightly higher propagation delay tolerance	Select when TI supply chain preference applies and 1.5 ns delay margin is acceptable
74LVC02PW	Nexperia LVC variant; 1.65–5.5 V range, lower V_CC min (1.65 V vs. 1.0 V), t_pd = 3.2 ns typical at 3.3 V	Not suitable for 1.2 V systems; superior speed but narrower low-voltage coverage	Choose for 1.8 V+ designs where maximum speed is prioritized over ultra-low-voltage support

Compared with SN74LV02APW, the 74LV02PW,118 offers tighter typical propagation delay; versus 74LVC02PW, it extends operational voltage down to 1.0 V - making it the only option for battery-powered 1.2 V logic subsystems requiring quad NOR functionality.

Availability

74LV02PW,118 is available at Aetrix Electronics and suitable for microcontroller I/O expansion, bus arbitration logic, and power sequencing control requiring stable component supply across automotive, industrial, and medical-grade production programs.

Supply support for 74LV02PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert specializing in high-volume, high-reliability logic, analog, and MOSFET solutions, with manufacturing rooted in process optimization and automotive-grade quality systems.

The 74LV logic family targets low-voltage, wide-supply digital interfacing - designed specifically for mixed-signal systems needing robust noise immunity, extended temperature operation, and drop-in compatibility with legacy 74HC/HCT footprints.

FAQ

What is the minimum supply voltage at which 74LV02PW,118 guarantees correct logic operation?

The device is fully specified and guaranteed functional down to V_CC = 1.0 V, with input levels referenced to GND or V_CC. Static characteristics are tested from 1.2 V, but the datasheet explicitly confirms operation at 1.0 V - enabling use in energy-harvesting and ultra-low-power sensor nodes where supply rails dip below 1.2 V.

Does 74LV02PW,118 support mixed-voltage interfacing, such as 3.3 V inputs driving a 1.8 V powered device?

No - the 74LV02PW,118 does not support true mixed-voltage operation. Input voltage limits are referenced to its own V_CC, so applying 3.3 V signals to a device powered at 1.8 V violates absolute maximum ratings (V_I max = V_CC + 0.5 V). It supports TTL-level inputs only when V_CC is 2.7–3.6 V.

Can the exposed pad on the TSSOP14 package be connected to GND for thermal improvement?

No - the TSSOP14 (SOT402-1) package for 74LV02PW,118 does not include an exposed thermal pad. Unlike DHVQFN variants, this package has standard gull-wing leads only. Thermal performance relies on PCB copper area connected to pins 7 (GND) and 14 (V_CC), with recommended 25 mm² copper pour per supply pin.

How does the 74LV02PW,118 handle simultaneous switching of all four outputs?

Simultaneous switching induces ground bounce < 0.8 V at V_CC = 3.3 V and T_amb = 25 °C, per characterization data. This is mitigated by proper PCB layout: low-inductance GND plane, localized 100 nF ceramic decoupling at V_CC, and staggered output loading where timing permits - ensuring output logic levels remain within VOH/VOL specs during transient events.

74LV02PW,118 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LV

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1V ~ 5.5V

Current - Quiescent (Max):: 40 µA

Current - Output High, Low:: 12mA, 12mA

Input Logic Level - Low:: 0.3V ~ 0.8V

Input Logic Level - High:: 0.9V ~ 2V

Max Propagation Delay @ V, Max CL:: 6ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74LV02PW,118 FAQ

1.How can I place an order for 74LV02PW,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LV02PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LV02PW,118 reliable?

The price and inventory of 74LV02PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV02PW,118 is usually 5 days.

3.What payment methods are accepted for 74LV02PW,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV02PW,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LV02PW,118?

74LV02PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LV02PW,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LV02PW,118?

For technical support, including 74LV02PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV02PW,118 requirements.

6.How does Aetrix verify that 74LV02PW,118 is sourced from the original manufacturer or authorized distributors?

All 74LV02PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV02PW,118 meets industry standards.

7.What is the process for return or replacement of 74LV02PW,118?

All 74LV02PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV02PW,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LV02PW,118 part is unused and in its original packaging.

Return procedure for 74LV02PW,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…