Nexperia USA Inc. 74LV04ATPWJ
- Part No.:
- 74LV04ATPWJ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV04ATPWJ.pdf
- Description:
- IC INVERTER 6CH 1-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV04AT from Nexperia is a hex inverter IC with TTL-compatible inputs, Schmitt-trigger input thresholds, IOFF partial power-down capability, and operation across 4.5 V to 5.5 V supply. It provides six independent inverting logic gates in a TSSOP14 package, enabling level translation from 3.3 V to 5 V domains in mixed-voltage digital systems such as industrial control I/O modules.
For engineers reviewing the 74LV04AT datasheet, 74LV04AT pinout, 74LV04AT application, or 74LV04AT equivalent, this device is selected for robust noise immunity in slow-edge signal conditioning, low-power shutdown sequencing, and interface bridging between legacy TTL and modern 3.3 V logic subsystems.
Technical Context
The 74LV04AT implements six identical CMOS inverter stages, each featuring Schmitt-trigger inputs with hysteresis (VIH(AC) = 2 V, VIL(AC) = 0.8 V), ensuring reliable switching on noisy or slowly transitioning signals. Its IOFF circuit actively disables outputs when VCC = 0 V, limiting backflow current to ≤0.5 μA.
It operates over -40 °C to +125 °C with guaranteed propagation delay of ≤8.1 ns at 5 V/CL = 15 pF and supports dynamic mixed-mode voltage operation-inputs tolerate up to 5.5 V regardless of VCC state, enabling safe interfacing across voltage domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Enables stable operation in standard 5 V rail systems with ±10 % tolerance. |
| tpd (Typ) | 3.3 ns at VCC = 5 V, CL = 15 pF - Supports >100 MHz toggle rates in high-speed logic paths. |
| VOH / VOL | ≥3.8 V / ≤0.55 V at IO = ±12 mA - Ensures TTL- and CMOS-compatible output swing under load. |
| IOFF Leakage | ≤0.5 μA at VCC = 0 V - Prevents damaging back-current during hot-swap or partial power-down. |
| Input Hysteresis | VIH(AC) = 2 V, VIL(AC) = 0.8 V - Provides ≥1.2 V noise margin for slow-rising signals (Δt/ΔV ≤20 ns/V). |
| Operating Temp | -40 °C to +125 °C - Qualified for under-hood industrial and extended-temperature embedded applications. |
| ESD Rating | HBM >3000 V, CDM >2000 V - Robust handling in automated assembly and field-replaceable modules. |
Pinout & Package
TSSOP14 (SOT402-1) plastic thin shrink small outline package: 14-pin, 0.65 mm pitch, 4.4 mm body width, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (1A–6A) | Independent TTL-compatible logic inputs with Schmitt-trigger action; accept 0–5.5 V regardless of VCC state. |
| 2, 4, 6, 8, 10, 12 | Output (1Y–6Y) | Inverted CMOS outputs; actively driven high/low; disabled (high-Z) during IOFF mode when VCC = 0 V. |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry; must be low-impedance connection. |
| 14 | VCC | Primary supply pin; powers all six inverters and IOFF control logic; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | Accepts standard 0–5 V logic levels without external biasing-enables direct connection to legacy 5 V microcontrollers and peripherals. |
| Schmitt-trigger inputs | Hysteresis ≥1.2 V eliminates chatter on slow or noisy signals (e.g., mechanical switch debouncing, sensor outputs). |
| IOFF partial power-down | Outputs go high-impedance when VCC = 0 V, preventing backfeed into powered subsystems during board-level power sequencing. |
| Mixed-mode voltage support | Inputs tolerate up to 5.5 V even when VCC is unpowered or at 3.3 V-enables safe 3.3 V ↔ 5 V bidirectional interface bridging. |
| Extended temperature range | Full functionality from -40 °C to +125 °C-qualified for industrial PLCs, motor drives, and outdoor telecom equipment. |
Applications
| Industrial I/O Conditioning | Legacy System Interface |
|---|---|
|
Use Scenario: Debouncing pushbutton inputs and translating open-collector sensor outputs in programmable logic controllers. IC Role / Device Role / Timing Role: Hex inverter with Schmitt-trigger inputs acts as noise-immune signal conditioner and level shifter between 24 V field sensors and 5 V FPGA/CPU I/O banks. Use Value: Eliminates external RC filters and pull-up resistors while guaranteeing clean edge generation for interrupt-driven firmware. |
Use Scenario: Interfacing 3.3 V microcontroller GPIOs with 5 V TTL peripherals (e.g., UART transceivers, display drivers) in mixed-voltage embedded systems. IC Role / Device Role / Timing Role: Bidirectional level translator using TTL-compatible inputs and CMOS outputs, operating at full speed without direction control pins. Use Value: Enables seamless communication across voltage domains without timing skew or added latency beyond 3.3 ns propagation delay. |
| Hot-Swappable Module Control | Power Sequencing Supervisor |
|
Use Scenario: Enabling/disabling enable lines and reset signals in modular rack-mounted electronics where cards may be inserted or removed under power. IC Role / Device Role / Timing Role: IOFF-enabled inverter isolates downstream 5 V logic from upstream 3.3 V supervisor during card insertion/removal events. Use Value: Prevents destructive back-current flow into unpowered modules, eliminating need for discrete isolation MOSFETs or diodes. |
Use Scenario: Generating synchronized inverted reset pulses and delayed enable signals in multi-rail power management circuits. IC Role / Device Role / Timing Role: Inverter stage in monostable or pulse-stretching networks that drive PMIC enable inputs and FPGA configuration resets. Use Value: Delivers precise, jitter-free inversion with <8.1 ns max delay variation across temperature, ensuring deterministic startup timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LV04APW | Same logic function and TSSOP14 package but rated only to +85 °C; lacks IOFF specification; lower ESD rating (HBM 2000 V). | Not suitable for automotive under-hood or industrial extended-temp environments requiring +125 °C operation. | Select only for cost-sensitive commercial-grade designs with ambient ≤85 °C and no partial power-down requirement. |
| 74LVC04PW | Wider VCC range (1.2 V–5.5 V); no Schmitt-trigger inputs; no IOFF; higher ICC at 5 V (max 10 μA vs. 2 μA typical). | Supports single-supply 1.8 V/2.5 V/3.3 V/5 V systems but cannot condition slow/noisy edges or isolate unpowered rails. | Prefer when multi-voltage flexibility outweighs noise immunity and power-down safety requirements. |
Compared with SN74LV04APW and 74LVC04PW, the 74LV04AT uniquely combines Schmitt-trigger noise rejection, IOFF protection, and full -40 °C to +125 °C qualification-making it the sole choice for robust industrial interface and hot-swap control applications.
Availability
74LV04AT is available at Aetrix Electronics and suitable for industrial I/O conditioning, legacy system interface, hot-swappable module control, and power sequencing supervisor applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LV04AT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency-enhancing components, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74LV04AT belongs to Nexperia's LV (Low Voltage) logic family, engineered specifically for robust 5 V operation with TTL compatibility, mixed-voltage interoperability, and enhanced reliability in harsh industrial environments.
FAQ
Does the 74LV04AT support true 3.3 V to 5 V level translation?
Yes-it accepts 3.3 V logic-high inputs (VIH ≥2 V) while operating at VCC = 5 V, and its VOH ≥3.8 V at IO = −12 mA ensures compatible 5 V TTL output swing. Inputs tolerate up to 5.5 V regardless of VCC, enabling safe bidirectional interfacing without external components.
What is the purpose of the IOFF feature, and how does it behave during power-down?
IOFF disables all outputs when VCC = 0 V, placing them in high-impedance state to prevent back-current flow from live inputs or outputs into the unpowered IC. Measured IOFF leakage is ≤0.5 μA, protecting both the 74LV04AT and connected circuitry during hot-swap or partial power-down sequences.
Can the 74LV04AT drive a 50 pF capacitive load at full speed?
Yes-the datasheet specifies tpd ≤10.4 ns at VCC = 5 V and CL = 50 pF across −40 °C to +125 °C. This guarantees reliable 100 MHz toggle performance into typical PCB trace and input capacitance loads without waveform degradation or timing violation.
How does Schmitt-trigger input action improve noise immunity compared to standard CMOS inverters?
Schmitt-trigger inputs provide hysteresis: VIH(AC) = 2 V and VIL(AC) = 0.8 V yield a 1.2 V threshold gap. This prevents multiple transitions on slow-rising signals (e.g., mechanical switches, thermistor outputs) and rejects noise spikes ≤1.2 V peak-to-peak-eliminating need for external filtering.
74LV04ATPWJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LV
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 12mA, 12mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 7.7ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74LV04ATPWJ FAQ
1.How can I place an order for 74LV04ATPWJ through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV04ATPWJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV04ATPWJ reliable?
The price and inventory of 74LV04ATPWJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV04ATPWJ is usually 5 days.
3.What payment methods are accepted for 74LV04ATPWJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV04ATPWJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV04ATPWJ?
74LV04ATPWJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV04ATPWJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV04ATPWJ?
For technical support, including 74LV04ATPWJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV04ATPWJ requirements.
6.How does Aetrix verify that 74LV04ATPWJ is sourced from the original manufacturer or authorized distributors?
All 74LV04ATPWJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV04ATPWJ meets industry standards.
7.What is the process for return or replacement of 74LV04ATPWJ?
All 74LV04ATPWJ units undergo pre-shipment inspection (PSI). If there is an issue with 74LV04ATPWJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV04ATPWJ part is unused and in its original packaging.
Return procedure for 74LV04ATPWJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV04ATPWJ Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

