NXP Semiconductors 74LV04D,112
- Part No.:
- 74LV04D,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
74LV04D,112.pdf
- Description:
- IC INVERTER
- Quantity:
- Payment:

- Shipping:

Inventory:14,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV04D,112 from Nexperia is a hex CMOS inverter IC operating across 1.0 V to 5.5 V supply, delivering six independent logic inversion stages with TTL-compatible inputs at VCC = 2.7–3.6 V, typical propagation delay of 6 ns at 3.3 V/15 pF, and output drive capability of ±12 mA. It is used in level translation, signal conditioning, and clock buffering in industrial control and low-voltage embedded interfaces.
For engineers reviewing the 74LV04D,112 datasheet, 74LV04D,112 pinout, 74LV04D,112 application, or 74LV04D,112 equivalent, key selection criteria include supply voltage flexibility (1.0–5.5 V), guaranteed operation down to 1.0 V, SO14 package thermal performance up to +125 °C, and input clamp diode support for overvoltage-tolerant interfacing.
Technical Context
The 74LV04D implements six independent unbuffered inverter gates using standard CMOS topology with input clamp diodes enabling current-limited interface to voltages exceeding VCC. Each gate exhibits symmetrical input thresholds and rail-to-rail output swing under load.
It operates across two extended temperature ranges (−40 °C to +85 °C and −40 °C to +125 °C), complies with JEDEC standards JESD8-7 through JESD36, and supports dynamic power calculation via CPD = 21 pF at 1 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 5.5 V - Enables direct use in 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V systems without level shifters. |
| Propagation Delay (tpd) | 6 ns at VCC = 3.3 V, CL = 15 pF - Supports >100 MHz toggle rates in low-load digital paths. |
| Output Drive Current | ±12 mA - Sufficient to drive multiple 74LVC inputs or small capacitive loads (<30 pF) without external buffers. |
| Input Clamp Diodes | Present on all six inputs - Allows safe interface to signals up to VCC + 0.5 V when used with series current-limiting resistors. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood industrial and extended-range embedded applications. |
| Power Dissipation Capacitance | CPD = 21 pF - Enables accurate dynamic power estimation: PD = CPD × VCC² × fi × N. |
| ESD Protection | HBM >2000 V, CDM >1000 V - Reduces need for external ESD protection in board-level I/O zones. |
Pinout & Package
74LV04D,112 is housed in a plastic small outline package (SO14, SOT108-1) with 14 leads, 3.9 mm body width, and gull-wing leads. The package supports reflow soldering per JEDEC J-STD-020 and provides thermal resistance θJA = 100 K/W (typical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (1A–6A) | CMOS-compatible logic inputs with internal clamp diodes to VCC and GND for overvoltage tolerance. |
| 2, 4, 6, 8, 10, 12 | Output (1Y–6Y) | Inverted logic outputs capable of sourcing/sinking ±12 mA with rail-to-rail swing under specified loads. |
| 7 | GND | Dedicated ground reference for all six gates; must be low-impedance to minimize ground bounce (<0.8 V typical). |
| 14 | VCC | Single positive supply input; powers all six inverters and enables wide-voltage interoperability (1.0–5.5 V). |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 1.0 V to 5.5 V operation - Eliminates need for separate voltage translators in mixed-supply systems. |
| TTL Input Compatibility | Accepts TTL logic levels at VCC = 2.7–3.6 V - Enables direct connection to legacy 5 V TTL outputs without pull-ups. |
| Low Ground Bounce | Typical <0.8 V at VCC = 3.3 V - Reduces noise coupling into adjacent signal paths during simultaneous switching. |
| Latch-up Immunity | Exceeds 100 mA per JESD78 Class II Level B - Ensures robustness against transient current faults in noisy environments. |
| Multiple Package Options | SO14 (SOT108-1), TSSOP14 (SOT402-1), DHVQFN14 (SOT762-1) - Supports layout flexibility from through-hole prototyping to high-density PCBs. |
Applications
| Industrial Sensor Interface | Low-Voltage Microcontroller I/O Buffering |
|---|---|
Use Scenario: Signal polarity correction and noise filtering for analog sensor outputs digitized by ADCs in PLC modules. IC Role / Device Role / Timing Role: Inverter stage providing logic-level inversion and fanout buffering before microcontroller GPIO inputs. Use Value: Input clamp diodes allow direct connection to 5 V sensor outputs while powered from 3.3 V MCU rails, eliminating discrete resistor networks. |
Use Scenario: Driving LED indicators, reset lines, and enable signals from 1.8 V or 2.5 V microcontrollers in battery-powered edge devices. IC Role / Device Role / Timing Role: Logic-level translator and current amplifier ensuring clean, full-swing signals despite low-core-voltage IO limitations. Use Value: Guaranteed 1.0 V operation enables compatibility with ultra-low-power MCUs, while ±12 mA drive supports direct LED driving without external transistors. |
| Legacy System Bus Isolation | Configurable Clock Signal Conditioning |
Use Scenario: Isolating and inverting address/data strobes between 5 V legacy peripherals and modern 3.3 V FPGA-based controllers. IC Role / Device Role / Timing Role: Bidirectional signal conditioner that prevents back-driving and ensures timing-aligned inversion on shared bus lines. Use Value: TTL-compatible inputs at 3.3 V VCC accept 5 V logic highs safely; 6 ns tpd preserves setup/hold margins in 25 MHz bus cycles. |
Use Scenario: Squaring up jittery oscillator outputs or cleaning up RC-generated clocks in real-time control subsystems. IC Role / Device Role / Timing Role: Schmitt-trigger-free inverter used in feedback loops or as a single-stage waveform shaper for clock distribution trees. Use Value: Low propagation delay variation (±2 ns over temperature) and rail-to-rail VOH/VOL ensure minimal duty-cycle distortion in regenerated clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC04APWR | Wider VCC range (1.65–3.6 V); no clamp diodes; lower ICC (10 μA max) | Not suitable for interfacing >VCC signals; optimized for ultra-low static power in battery systems | Select when only 1.65–3.6 V operation is needed and overvoltage tolerance is unnecessary. |
| 74AHC04PW,118 | Higher speed (tPD = 4.2 ns @ 5 V); VCC = 2–5.5 V; no 1.0 V operation | Better for 5 V systems requiring sub-5 ns timing; not usable below 2 V | Choose for 5 V legacy designs where maximum speed and 5 V compatibility outweigh low-voltage flexibility. |
Compared with SN74LVC04APWR, the 74LV04D,112 offers true 1.0 V operation and input clamping-critical for mixed-voltage robustness-while the 74AHC04PW,118 delivers faster switching but sacrifices low-voltage functionality and overvoltage safety.
Availability
74LV04D,112 is available at Aetrix Electronics and suitable for industrial automation, low-power embedded control, and mixed-voltage interface design requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74LV04D,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert headquartered in Nijmegen, Netherlands, specializing in high-performance, energy-efficient logic, analog, and discrete components for industrial, automotive, and consumer markets.
The 74LV04D belongs to Nexperia's LV (Low Voltage) logic family, engineered for interoperability across 1.0–5.5 V domains while maintaining robust noise immunity and thermal reliability in harsh environments.
FAQ
Can 74LV04D,112 operate reliably at 1.0 V supply?
Yes. The device is fully specified and guaranteed to function at VCC = 1.0 V, with static characteristics validated down to this level. Input thresholds scale with VCC, and propagation delay increases predictably (40 ns typical at 1.2 V), making it suitable for ultra-low-power applications where other logic families fail.
What is the purpose of the input clamp diodes in 74LV04D,112?
The input clamp diodes connect each input to VCC and GND, enabling safe interface to signals exceeding VCC (up to VCC + 0.5 V) when used with external current-limiting resistors. This eliminates the need for discrete protection diodes in mixed-voltage I/O paths, reducing BOM count and board area.
Does 74LV04D,112 support 5 V TTL input levels?
Yes-only when VCC is set between 2.7 V and 3.6 V. Within that range, the device accepts standard TTL input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) without external biasing. At VCC = 5.5 V, input thresholds scale to 0.7×VCC and 0.3×VCC, so TTL compatibility is lost.
How does thermal derating work for the SO14 package?
For the SOT108-1 (SO14) package, total power dissipation (Ptot) derates linearly at 10.1 mW/K above +100 °C. At +125 °C ambient, maximum allowable Ptot drops to 475 mW from the 500 mW rating at ≤100 °C, based on the published derating slope and junction-to-ambient thermal resistance.
74LV04D,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74LV04D,112 FAQ
1.How can I place an order for 74LV04D,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV04D,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV04D,112 reliable?
The price and inventory of 74LV04D,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV04D,112 is usually 5 days.
3.What payment methods are accepted for 74LV04D,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV04D,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV04D,112?
74LV04D,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV04D,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV04D,112?
For technical support, including 74LV04D,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV04D,112 requirements.
6.How does Aetrix verify that 74LV04D,112 is sourced from the original manufacturer or authorized distributors?
All 74LV04D,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV04D,112 meets industry standards.
7.What is the process for return or replacement of 74LV04D,112?
All 74LV04D,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV04D,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV04D,112 part is unused and in its original packaging.
Return procedure for 74LV04D,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV04D,112 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

