My Inquiry
My Account
NXP Semiconductors 74LV123N,112
- Part No.:
- 74LV123N,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
74LV123N,112.pdf
- Description:
- IC MULTIVIBRATOR 14NS 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,507
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV123N,112 from NXP Semiconductors is a dual retriggerable monostable multivibrator in a 16-pin DIP package, operating from 1.0 V to 5.5 V supply, with Schmitt-trigger inputs (nA/nB), direct active-LOW reset (nRD), and programmable pulse width via external REXT/CEXT networks. It delivers precise timing control in digital logic systems requiring flexible pulse extension or termination - e.g., debounce circuits, event synchronization, and programmable delay generators.
For engineers reviewing the 74LV123N,112 datasheet, 74LV123N,112 pinout, 74LV123N,112 application, or 74LV123N,112 equivalent, this device supports low-voltage industrial control, legacy TTL-compatible interfaces at 3.3 V, and robust edge-triggered timing where retriggering tolerance and reset responsiveness are critical selection criteria.
Technical Context
The 74LV123N,112 implements two independent monostable multivibrators, each with three distinct timing control methods: basic RC-programmed pulse width, edge-retriggering (via nA negative-edge or nB positive-edge), and immediate termination via nRD active-LOW reset. Its Schmitt-trigger inputs tolerate slow-rising/falling signals, enabling reliable operation with mechanical switches or noisy digital sources.
Each section operates with separate external timing components (1REXT/CEXT and 2REXT/CEXT), supports DC triggering from either polarity, and maintains stable output pulse generation across −40 °C to +125 °C. Pulse width ranges from ~20 ns (VCC = 5.5 V, minimal REXT/CEXT) up to seconds (with large REXT/CEXT values), supporting duty factors up to 100 %.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 5.5 V - enables interoperability with 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| Propagation Delay (nA/nB → nQ) | 18–120 ns - varies with VCC; e.g., 25 ns typical at 3.3 V, ensuring fast response for real-time timing applications. |
| Output Pulse Width Control | RC-programmable via external REXT (2–1000 kΩ) and CEXT (no upper limit) - allows design of pulses from nanoseconds to seconds. |
| Input Thresholds | Schmitt-trigger on nA/nB (hysteresis ≥0.3 V at VCC = 3.3 V); TTL-compatible VIH/VIL at 2.7–3.6 V - eliminates false triggering from noise or slow edges. |
| Reset Response Time | nRD → nQ propagation delay as low as 14 ns at 5.5 V - guarantees sub-20 ns pulse termination for safety-critical or high-speed sequencing. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and harsh-environment embedded controllers. |
| Power Dissipation | 750 mW max (DIP16 package) - sufficient headroom for continuous operation with moderate RC loading and ambient airflow. |
Pinout & Package
DIP16 plastic dual in-line package (SOT38-4), 300 mil width, through-hole mountable, with 0.1 inch lead pitch and standard 16-pin layout compatible with legacy prototyping and production sockets.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Negative-edge triggered input | Triggers monostable on HIGH-to-LOW transition; used for switch debouncing or falling-edge event capture. |
| 1B, 2B | Positive-edge triggered input | Triggers monostable on LOW-to-HIGH transition; ideal for clock edge synchronization or rising-signal detection. |
| 1RD, 2RD | Direct reset (active LOW) | Forces nQ LOW immediately upon falling edge; overrides ongoing pulse and inhibits new triggers until released. |
| 1Q, 2Q | Active HIGH outputs | Complementary to 1Q/2Q; drive standard CMOS loads directly without inversion logic. |
| 1Q, 2Q | Active LOW outputs | Provide inverted logic state; simplify interface with enable/disable inputs requiring active-low assertion. |
| 1REXT/CEXT, 2REXT/CEXT | Shared resistor/capacitor node | Connects external REXT and CEXT to set base pulse width; internal circuitry configures RC time constant per channel. |
| 1CEXT, 2CEXT | Capacitor connection | Provides dedicated CEXT path to reduce parasitic coupling; grounding these pins minimizes noise sensitivity. |
| VCC, GND | Power supply terminals | Single-supply operation; decoupling capacitor (0.1 µF) recommended at VCC pin for stable timing performance. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable operation | Enables indefinite pulse extension by repeated nA/nB edges - essential for watchdog timeout stretching or variable-duration gating. |
| Independent dual channels | Allows simultaneous timing functions (e.g., one channel for sensor sampling window, another for actuator enable duration) without cross-talk. |
| Schmitt-trigger inputs on nA/nB | Eliminates need for external hysteresis components when interfacing with mechanical contacts or slow microcontroller GPIOs. |
| Direct active-LOW reset (nRD) | Guarantees deterministic pulse termination regardless of current trigger state - critical for fail-safe system recovery. |
| Wide voltage range (1.0–5.5 V) | Supports mixed-voltage board designs and brown-out tolerant operation down to 1.0 V supply without functional loss. |
Applications
| Switch Debounce Circuit | Programmable Delay Generator |
|---|---|
Use Scenario: Mechanical pushbutton connected to microcontroller GPIO generates contact bounce causing multiple interrupts. IC Role / Device Role / Timing Role: 74LV123N,112 acts as hardware-level debouncer; nA input captures button press, nRD resets on release, and 1Q provides clean, bounce-free signal. Use Value: Eliminates software polling or timer-based debounce, reducing MCU firmware complexity and interrupt latency. | Use Scenario: A microcontroller needs precise, adjustable delays between command issuance and peripheral activation (e.g., ADC sampling after reference settling). IC Role / Device Role / Timing Role: 74LV123N,112 serves as programmable one-shot; REXT/CEXT sets delay, nB triggers on command, and 2Q asserts enable signal after exact interval. Use Value: Provides deterministic, jitter-free delays independent of MCU clock stability or software execution time. |
| Event Synchronization Unit | Safety-Critical Pulse Limiter |
Use Scenario: Two asynchronous digital events (e.g., sensor alert and power rail OK) must be ANDed within a defined time window to authorize system startup. IC Role / Device Role / Timing Role: Each event triggers one channel of 74LV123N,112; overlapping 1Q and 2Q pulses generate valid enable only when both are HIGH simultaneously. Use Value: Implements hardware-gated startup logic immune to race conditions or software crashes during boot sequence. | Use Scenario: Motor driver enable signal must never exceed 500 ms duration to prevent thermal damage during fault conditions. IC Role / Device Role / Timing Role: 74LV123N,112 generates fixed-width pulse using REXT/CEXT; nRD tied to fault detector output to cut pulse short if overtemperature or overcurrent occurs. Use Value: Enforces hard real-time pulse limiting with sub-20 ns reset response - faster and more reliable than software-based timeouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC123D,653 | Higher VCC min (2.0 V), no 1.0 V operation; slower propagation delay (35 ns typ. at 4.5 V vs. 18 ns for 74LV123N,112); same pinout and function. | Not suitable for 1.2 V or 1.8 V systems; acceptable where 3.3 V/5 V supply and relaxed timing margins exist. | Select 74HC123D,653 only when legacy 74HC family compatibility is required and low-voltage operation is unnecessary. |
| SN74LVC123APWR | Same 1.65–5.5 V range; lower ICC (10 µA max vs. 160 µA for 74LV123N,112); different pinout (TSSOP-16); no Schmitt-trigger inputs on A/B pins. | Requires external hysteresis for noisy inputs; unsuitable for direct mechanical switch interface without added components. | Choose SN74LVC123APWR for ultra-low-power battery-operated designs where input signal integrity is guaranteed. |
Compared with 74HC123D,653 and SN74LVC123APWR, the 74LV123N,112 uniquely combines 1.0 V operation, Schmitt-trigger inputs, and DIP16 through-hole packaging - making it the only option for low-voltage legacy prototyping, rugged switch interfacing, and drop-in replacement in existing 74LV-series designs.
Availability
74LV123N,112 is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and test equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 74LV123N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The 74LV123N,112 belongs to NXP's 74LV logic family, designed specifically for low-voltage, high-noise-immunity digital timing applications where compatibility with older 74HC/HCT series and robust operation across wide supply and temperature ranges are essential.
FAQ
What is the minimum supply voltage required for reliable operation of the 74LV123N,112?
The 74LV123N,112 is fully functional down to 1.0 V supply voltage, with static characteristics guaranteed from 1.2 V to 5.5 V. At 1.0 V, it supports basic logic operation (input levels referenced to GND or VCC), making it suitable for ultra-low-power or energy-harvesting systems where other logic families would fail.
How does the retriggering mechanism work in the 74LV123N,112?
The 74LV123N,112 allows ongoing output pulses to be extended by applying additional trigger edges to nA (negative-edge) or nB (positive-edge) inputs while the pulse is active. This retriggering capability enables generation of arbitrarily long pulses - for example, maintaining an enable signal as long as periodic activity is detected - without requiring external logic or microcontroller intervention.
Can the 74LV123N,112 replace the 74HC123 in an existing design?
Yes, the 74LV123N,112 is pin and function compatible with the 74HC123 and 74HCT123. However, its wider 1.0–5.5 V supply range, lower propagation delay, and Schmitt-trigger inputs provide enhanced performance in low-voltage or noisy environments - though designers must verify timing margins and reset behavior match system requirements.
What external components are required for basic operation of the 74LV123N,112?
Each monostable channel requires one external resistor (REXT) and one external capacitor (CEXT) connected to pins 15/14 (Channel 1) and 7/6 (Channel 2). For noise reduction, pins 6 and 14 should be externally grounded to pin 8 (GND). No pull-up/down resistors are needed on inputs due to built-in Schmitt triggers.
Is the 74LV123N,112 suitable for automotive applications?
Yes, the 74LV123N,112 is qualified for operation from −40 °C to +125 °C and packaged in the robust DIP16 (SOT38-4) format, meeting AEC-Q100 stress test requirements for non-automotive-grade logic. It is widely deployed in automotive body control modules, lighting drivers, and diagnostic tools where extended temperature tolerance and mechanical reliability are critical.
74LV123N,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 14 ns
- Current - Output High, Low:
- 12mA, 12mA
- Voltage - Supply:
- 1 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
74LV123N,112 FAQ
1.How can I place an order for 74LV123N,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV123N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV123N,112 reliable?
The price and inventory of 74LV123N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV123N,112 is usually 5 days.
3.What payment methods are accepted for 74LV123N,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV123N,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV123N,112?
74LV123N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV123N,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV123N,112?
For technical support, including 74LV123N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV123N,112 requirements.
6.How does Aetrix verify that 74LV123N,112 is sourced from the original manufacturer or authorized distributors?
All 74LV123N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV123N,112 meets industry standards.
7.What is the process for return or replacement of 74LV123N,112?
All 74LV123N,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV123N,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV123N,112 part is unused and in its original packaging.
Return procedure for 74LV123N,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV123N,112 Tags
-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments
-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments
-
CD14538BE
Texas Instruments
-
SN74LVC1G123YZPR
Texas Instruments
-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi
-
74VHC123AMX
onsemi
-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
