My Inquiry
My Account
NXP Semiconductors 74LV138PW/AUJ
- Part No.:
- 74LV138PW/AUJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV138PW/AUJ.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV138PW/AUJ from Nexperia is a 3-to-8 line inverting decoder/demultiplexer with three active-LOW enable inputs (E1, E2) and one active-HIGH enable input (E3), operating across 1.0 V to 5.5 V supply range. It decodes binary address inputs A0–A2 into eight mutually exclusive LOW-active outputs (Y0–Y7), supports parallel expansion to 1-of-32 decoding, and features CMOS low-power dissipation for memory chip select applications.
For engineers reviewing the 74LV138PW/AUJ datasheet, 74LV138PW/AUJ pinout, 74LV138PW/AUJ application, or 74LV138PW/AUJ equivalent, this page delivers verified functional behavior, TSSOP16 package mapping, propagation delay (12 ns typical at VCC = 3.3 V, CL = 15 pF), output drive capability (±6 mA at VCC = 3.0 V), and JEDEC-compliant ESD ratings (HBM > 2000 V, CDM > 1000 V).
Technical Context
The 74LV138PW/AUJ implements a combinational logic decoder with strict mutual exclusivity: only one output goes LOW when all enables are satisfied (E1 = LOW, E2 = LOW, E3 = HIGH) and a unique A2:A0 combination is present. Its enable architecture allows cascading-using E1/E2 as group selects and E3 as data input-enabling demultiplexing without external logic.
Input clamp diodes permit interface to voltages exceeding VCC when current-limiting resistors are used. Latch-up immunity exceeds 100 mA per JESD78 Class II Level B, and static operation is guaranteed from −40 °C to +125 °C with supply voltage down to 1.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 5.5 V - supports direct interfacing with 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| Propagation Delay (tpd) | 12 ns typical at VCC = 3.3 V, CL = 15 pF - ensures timing-critical address decoding in high-speed memory systems |
| Output Drive Strength | ±6 mA at VCC = 3.0 V - sufficient to directly drive multiple TTL or CMOS inputs without buffers |
| Input Voltage Thresholds | VIH = 0.7VCC (min), VIL = 0.3VCC (max) - guarantees robust noise margin across full VCC range |
| Operating Temperature | −40 °C to +125 °C - qualified for industrial and extended-temperature embedded control environments |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - meets ANSI/ESDA/JEDEC JS-001/JS-002 standards for board-level reliability |
| Power Dissipation | CPD = 45 pF - enables accurate dynamic power estimation (PD = CPD × VCC² × fi × N) |
Pinout & Package
TSSOP16 package (SOT403-1), 4.4 mm body width, 0.65 mm pitch, 16-terminal surface-mount plastic thin shrink small outline package rated for −40 °C to +125 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address Input | LSB of 3-bit binary address; determines output selection modulo 2 |
| 2 (VCC) | Supply Voltage | Primary power rail; must be decoupled locally to suppress ground bounce < 0.8 V |
| 3 (A1) | Address Input | Middle bit of address; contributes to Yn output mapping per function table |
| 4 (Y0) | Active-LOW Output | Asserted LOW only when A2:A0 = 000 and all enables satisfied; no pull-up required |
| 5 (A2) | Address Input | MSB of address; fully defines decoded output index (0–7) |
| 6 (Y1) | Active-LOW Output | Asserted LOW only when A2:A0 = 001; shares same timing and drive specs as Y0–Y7 |
| 7 (E1) | Enable Input (active LOW) | Global group enable; tied LOW to activate decoder; open-drain compatible via pull-up |
| 8 (Y2) | Active-LOW Output | Asserted LOW only when A2:A0 = 010; electrically identical to other Y outputs |
| 9 (E2) | Enable Input (active LOW) | Secondary group enable; used with E1 for hierarchical decoding or demux strobing |
| 10 (Y3) | Active-LOW Output | Asserted LOW only when A2:A0 = 011; supports fan-out to ≥10 LS-TTL loads |
| 11 (E3) | Enable Input (active HIGH) | Data input when used as demultiplexer; inverted logic path enables clean signal routing |
| 12 (Y4) | Active-LOW Output | Asserted LOW only when A2:A0 = 100; maintains consistent VOL ≤ 0.4 V at 6 mA load |
| 13 (Y7) | Active-LOW Output | Asserted LOW only when A2:A0 = 111; highest-index output; matches Y0–Y6 timing specs |
| 14 (Y5) | Active-LOW Output | Asserted LOW only when A2:A0 = 101; shares identical AC/DC characteristics with all Y outputs |
| 15 (GND) | Ground Reference | 0 V return path; requires low-inductance connection to minimize switching noise coupling |
| 16 (Y6) | Active-LOW Output | Asserted LOW only when A2:A0 = 110; completes full 3-to-8 decode set with deterministic polarity |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range (1.0–5.5 V) | Enables single-part deployment across mixed-voltage systems without level shifters |
| Inverting Active-LOW Outputs | Directly interfaces with chip-select inputs of SRAM, Flash, and peripheral ICs requiring LOW-enable |
| Multiple Enable Architecture | Supports 1-of-32 expansion using four 74LV138PW/AUJ devices and one inverter - no glue logic needed |
| Demultiplexing Capability | Converts to 1-to-8 demux by assigning E3 as data input and E1/E2 as strobes - reduces component count |
| Clamp Diode Inputs | Permits safe overvoltage interface (e.g., 5 V signals into 3.3 V system) when series resistors limit current to ±20 mA |
Applications
| Memory Address Decoding | Peripheral I/O Expansion |
|---|---|
Use Scenario: Selecting one of eight SRAM or Flash memory chips in a microcontroller-based data logger with limited address lines. IC Role / Device Role / Timing Role: 3-to-8 decoder generating individual /CS signals; propagation delay ≤15 ns ensures setup/hold compliance at 20 MHz bus clock. Use Value: Eliminates FPGA or CPLD logic; reduces BOM cost and PCB area while maintaining deterministic timing. | Use Scenario: Enabling discrete sensors (temperature, pressure, humidity) on an industrial PLC backplane via shared I²C or SPI bus. IC Role / Device Role / Timing Role: Demultiplexer routing control signals to sensor enable pins; active-LOW outputs match common sensor standby logic. Use Value: Enables sequential activation of sensors to minimize peak current draw and avoid bus contention. |
| Logic State Machine Control | LED Matrix Row Selection |
Use Scenario: Driving state-dependent outputs in a safety-critical HVAC controller where each decoded output triggers a dedicated relay driver stage. IC Role / Device Role / Timing Role: Combinational decoder mapping microcontroller GPIO states to hardware-enforced fault isolation paths. Use Value: Provides hardware-level interlock: only one output active at a time prevents conflicting actuator commands. | Use Scenario: Scanning 8×8 LED matrix in a medical device display where row drivers require synchronized LOW-enable pulses. IC Role / Device Role / Timing Role: Row selector generating time-multiplexed active-LOW strobes; matched propagation delays ensure uniform brightness. Use Value: Delivers precise, jitter-free row addressing without software timing loops - critical for flicker-free operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder/demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC138PW | Wider VCC range (1.65–5.5 V); higher drive (±24 mA); faster tpd (5.5 ns typ @ 3.3 V) | Better suited for 3.3 V systems demanding higher fan-out or lower latency; not specified below 1.65 V | Select 74LVC138PW when speed or drive strength outweighs ultra-low-voltage operation. |
| SN74LV138APWR | Identical logic function and pinout; TI's version has tighter VOH/VOL specs at 2.5 V and different ESD rating (HBM > 4000 V) | Drop-in replacement in most designs; validated for automotive temp range (−40 °C to +105 °C), not +125 °C | Choose SN74LV138APWR if automotive qualification or enhanced HBM robustness is required. |
Compared with 74LV138PW/AUJ, the 74LVC138PW offers superior speed and drive but sacrifices sub-1.65 V operation, while the SN74LV138APWR provides identical functionality with automotive-grade thermal and ESD margins - neither is pin-compatible without verifying layout clearance for TI's PWR package variant.
Availability
74LV138PW/AUJ is available at Aetrix Electronics and suitable for memory address decoding, peripheral I/O expansion, logic state machine control, and LED matrix row selection requiring stable component supply across industrial temperature ranges.
Supply support for 74LV138PW/AUJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for industrial, computing, and consumer markets.
The 74LV138PW/AUJ belongs to Nexperia's LV logic family, engineered for ultra-low-voltage operation (down to 1.0 V) and broad compatibility with legacy and modern logic families in space- and power-constrained embedded systems.
FAQ
What is the minimum supply voltage at which 74LV138PW/AUJ guarantees correct operation?
The 74LV138PW/AUJ guarantees functional operation down to 1.0 V supply voltage, with static characteristics fully specified from 1.2 V. At VCC = 1.0 V, inputs are interpreted as HIGH when at VCC and LOW when at GND - enabling use in emerging ultra-low-power battery-powered systems where other logic families fail.
Does 74LV138PW/AUJ support demultiplexing, and how is it configured?
Yes, 74LV138PW/AUJ supports demultiplexing by using the active-HIGH E3 input as the data line and E1/E2 as strobe controls. When E1 and E2 are held LOW and E3 toggles, the data appears inverted on the selected Y output (determined by A2:A0), making it a true 1-to-8 demux without external inverters.
What is the maximum output sink/source current for 74LV138PW/AUJ at 3.0 V supply?
At VCC = 3.0 V, the 74LV138PW/AUJ delivers a guaranteed output sink current of 6 mA (VOL ≤ 0.40 V) and source capability of 6 mA (VOH ≥ 2.4 V). These values are validated across −40 °C to +125 °C and meet LS-TTL fan-out requirements.
Can 74LV138PW/AUJ interface directly with 5 V TTL inputs?
Yes - the 74LV138PW/AUJ features direct TTL-level compatibility: its VOH exceeds 2.4 V at VCC ≥ 2.7 V, and its input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V at VCC = 3.3 V) align with TTL logic levels, enabling seamless connection to legacy 5 V systems without level translation.
Is the TSSOP16 package of 74LV138PW/AUJ lead-free and RoHS compliant?
Yes, the 74LV138PW/AUJ in TSSOP16 (SOT403-1) package is lead-free and fully RoHS compliant per EU Directive 2011/65/EU, with homogeneous material analysis confirming absence of restricted substances above threshold limits.
74LV138PW/AUJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 12mA, 12mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 1V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74LV138PW/AUJ FAQ
1.How can I place an order for 74LV138PW/AUJ through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV138PW/AUJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV138PW/AUJ reliable?
The price and inventory of 74LV138PW/AUJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV138PW/AUJ is usually 5 days.
3.What payment methods are accepted for 74LV138PW/AUJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV138PW/AUJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV138PW/AUJ?
74LV138PW/AUJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV138PW/AUJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV138PW/AUJ?
For technical support, including 74LV138PW/AUJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV138PW/AUJ requirements.
6.How does Aetrix verify that 74LV138PW/AUJ is sourced from the original manufacturer or authorized distributors?
All 74LV138PW/AUJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV138PW/AUJ meets industry standards.
7.What is the process for return or replacement of 74LV138PW/AUJ?
All 74LV138PW/AUJ units undergo pre-shipment inspection (PSI). If there is an issue with 74LV138PW/AUJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV138PW/AUJ part is unused and in its original packaging.
Return procedure for 74LV138PW/AUJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV138PW/AUJ Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
