My Inquiry
My Account
NXP Semiconductors 74LV153PW,112
- Part No.:
- 74LV153PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV153PW,112.pdf
- Description:
- IC MULTIPLEXER 2 X 4:1 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,449
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV153PW,112 from NXP Semiconductors is a low-voltage CMOS dual 4-input multiplexer with non-inverting outputs, 1.0 V to 3.6 V supply range, −40 °C to +125 °C operating temperature, and individual active-LOW enable inputs (1E, 2E) for independent output strobing. It implements two independent 2-pole, 4-position logic switches used in data routing from multiple registers to a shared bus in embedded control systems.
For engineers reviewing the 74LV153PW,112 datasheet, 74LV153PW,112 pinout, 74LV153PW,112 application, or 74LV153PW,112 equivalent, key selection criteria include voltage compatibility with 1.0–3.6 V logic domains, propagation delay ≤17 ns at 3.3 V, dual independent enables for time-multiplexed output control, and TSSOP16 packaging for high-density PCB layouts.
Technical Context
The 74LV153PW,112 integrates two identical 4:1 multiplexer circuits sharing common select lines (S0, S1) but featuring separate active-LOW output enables (1E, 2E), enabling independent gating of each output (1Y, 2Y). Its logic equations implement sum-of-products Boolean functions using AND-OR structure with inverted enable terms.
It operates across 1.0 V to 3.6 V with TTL-level input compatibility above 2.7 V, supports −40 °C to +125 °C industrial temperature range, and delivers typical propagation delays of 10 ns (enable-to-output) and 14 ns (input-to-output) at VCC = 3.3 V with 15 pF load - critical for synchronous data selection in timing-constrained digital subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 3.6 V - enables interoperability with mixed-voltage 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Operating Temperature | −40 °C to +125 °C - qualified for extended industrial and harsh-environment applications including motor control and power management. |
| Propagation Delay (1E→1Y) | 11 ns max at VCC = 3.3 V - ensures tight timing margins for enable-controlled data path gating in real-time systems. |
| Input Leakage Current | ≤1.0 µA at VCC = 3.6 V - minimizes static power draw and prevents unintended logic state perturbation in battery-powered or low-power hold modes. |
| Output Drive Strength | ±6 mA at VCC = 3.0 V - sufficient to drive standard CMOS loads (e.g., 10–15 pF) and fan-out ≥10 without signal degradation. |
| Power Dissipation Capacitance | 30 pF - used to calculate dynamic power (PD = CPD × VCC² × fi × N), supporting accurate thermal modeling in high-frequency switching. |
| ESD Protection | HBM >2000 V, MM >200 V - provides robust handling safety during board assembly and field service without external protection. |
Pinout & Package
TSSOP16 package: plastic thin shrink small outline, 16 leads, 4.4 mm body width, 0.65 mm lead pitch, surface-mount compatible with automated reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1E, 2E | Active-LOW output enable inputs - independently disable 1Y or 2Y to HIGH-impedance state, enabling bus sharing or cascaded multiplexing. |
| 2, 14 | S1, S0 | Data select inputs - binary-encoded address (S1S0 = 00–11) selects one of four input pairs (1I0–1I3, 2I0–2I3) per multiplexer. |
| 3–6, 10–13 | 1I0–1I3, 2I0–2I3 | Data inputs - eight total inputs grouped into two sets of four; each set feeds one multiplexer channel. |
| 7, 9 | 1Y, 2Y | Non-inverting multiplexer outputs - deliver selected input data without polarity inversion; driven LOW when corresponding enable is HIGH. |
| 8 | GND | Ground reference - return path for all internal logic and I/O currents; must be low-impedance for noise immunity. |
| 16 | VCC | Supply voltage - powers all internal circuitry; decoupling capacitor (100 nF) required near pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | Enables time-sliced or conditional output activation - e.g., strobing 1Y during CPU read cycles while holding 2Y inactive for diagnostic monitoring. |
| Common select inputs (S0, S1) | Reduces control bus width by sharing address lines between both multiplexers - cuts FPGA GPIO usage or microcontroller port requirements by half. |
| Wide 1.0 V to 3.6 V supply range | Supports direct interface with ultra-low-power sensors (1.2 V), legacy 2.5 V peripherals, and modern 3.3 V controllers without external regulators or translators. |
| Non-inverting outputs | Preserves signal polarity across selection - eliminates need for external inverters in feedback paths or status reporting logic. |
| Logic implementation of 2-pole, 4-position switch | Provides deterministic, glitch-free analog-like switching behavior in digital control planes - ideal for programmable function generation and state-machine data routing. |
Applications
| Industrial PLC I/O Expansion | Embedded Microcontroller Data Bus Multiplexing |
|---|---|
|
Use Scenario: Expanding discrete input capability on a compact PLC module by routing 8 sensor signals (e.g., limit switches, proximity sensors) through two parallel 4:1 paths to a single 8-bit GPIO port. IC Role / Device Role / Timing Role: Dual 4-input multiplexer acting as a configurable signal router, synchronized to controller read strobes via 1E/2E enables. Use Value: Reduces required microcontroller pins by 50% versus direct connection, while maintaining full visibility of all 8 inputs via time-division sampling. |
Use Scenario: Sharing a single ADC input channel among four analog sensor sources (temperature, pressure, humidity, voltage) in a battery-powered IoT node. IC Role / Device Role / Timing Role: Signal selector enabling sequential acquisition without hardware reconfiguration; S0/S1 controlled by MCU GPIO, 1E strobed per channel. Use Value: Eliminates need for four separate ADC channels or external analog switches, cutting BOM cost and PCB area by >30%. |
| Programmable Logic Function Generator | Digital Test Equipment Signal Routing |
|
Use Scenario: Implementing irregular combinational logic (e.g., custom encoder, parity generator, or fault-detection mask) in FPGA-adjacent glue logic where LUT resources are constrained. IC Role / Device Role / Timing Role: Hardware-based Boolean function evaluator using fixed S0/S1 addressing and variable input patterns applied to 1I0–1I3. Use Value: Offloads logic synthesis from FPGA fabric, reducing configuration bitstream size and improving deterministic timing closure for safety-critical paths. |
Use Scenario: Routing stimulus signals from multiple pattern generators to DUT pins in automated test equipment, with independent enable control per signal path. IC Role / Device Role / Timing Role: Precision digital switch enabling concurrent setup of multiple test vectors while minimizing crosstalk via staggered 1E/2E activation. Use Value: Achieves sub-20 ns channel switching with guaranteed monotonic transitions - critical for high-speed parametric testing of memory and interface ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-input multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC153D,653 | Higher VCC range (2 V–6 V); slower propagation (24 ns typ at 4.5 V); no 1.0 V operation. | Preferred in 5 V legacy systems; unsuitable for sub-1.8 V domains or battery-powered designs requiring ultra-low VCC. | Select when interfacing with 5 V TTL/CMOS logic and higher supply headroom is available. |
| SN74LV153APWR | Identical electrical specs and pinout; Texas Instruments variant with same TSSOP16 package and −40 °C to +125 °C rating. | No functional or layout impact; differs only in manufacturer branding and traceability chain. | Choose for multi-source procurement strategy or TI-designated BOM compliance. |
Compared with 74LV153PW,112, the 74HC153D,653 requires higher minimum supply voltage and delivers slower timing, limiting use in modern low-voltage systems; the SN74LV153APWR offers identical performance and drop-in compatibility, making it suitable for supply-chain diversification without design revision.
Availability
74LV153PW,112 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, embedded microcontroller data bus multiplexing, programmable logic function generation, and digital test equipment signal routing requiring stable component supply across extended temperature ranges.
Supply support for 74LV153PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The 74LV153PW,112 belongs to NXP's LV logic family, designed specifically for low-voltage, high-noise-immunity digital interfacing in space-constrained industrial and embedded systems operating across wide temperature ranges.
FAQ
What is the minimum supply voltage supported by the 74LV153PW,112?
The 74LV153PW,112 supports a minimum supply voltage of 1.0 V, enabling reliable operation in ultra-low-power applications such as energy-harvesting sensors and battery-backed systems where traditional 3.3 V or 5 V logic cannot function. This specification is guaranteed per NXP's recommended operating conditions and allows direct interfacing with 1.2 V and 1.8 V core logic domains without level translation.
Does the 74LV153PW,112 support TTL input levels?
Yes, the 74LV153PW,112 accepts TTL input voltage levels when VCC is between 2.7 V and 3.6 V - meaning inputs driven by standard 5 V TTL outputs (typically 2.4 V HIGH, 0.8 V LOW) will be correctly interpreted as VIH and VIL. This feature simplifies integration into mixed-technology systems without requiring external level-shifting circuitry.
How does the enable logic work on the 74LV153PW,112?
The 74LV153PW,112 features two independent active-LOW enable inputs: 1E (pin 1) controls output 1Y, and 2E (pin 15) controls output 2Y. When an enable input is HIGH, its corresponding output is forced LOW regardless of select or input states; when LOW, the output reflects the selected input. This allows precise, asynchronous gating of each multiplexer channel - essential for time-division multiplexing and bus arbitration.
What package type is used for the 74LV153PW,112?
The 74LV153PW,112 uses the TSSOP16 package (SOT403-1): a 16-lead plastic thin shrink small outline package with 4.4 mm body width and 0.65 mm lead pitch. It is RoHS-compliant, surface-mount compatible, and optimized for high-density PCB layouts requiring fine-pitch assembly processes such as reflow soldering.
Can the 74LV153PW,112 be used to generate combinational logic functions?
Yes, the 74LV153PW,112 can implement arbitrary 3-variable Boolean functions by fixing S0 and S1 as function select bits and applying truth-table values to the data inputs (1I0–1I3). Its logic equation structure directly maps to sum-of-products form, making it suitable for compact function generation in glue logic, fault masking, or custom encoding - especially where FPGA LUT resources are limited or deterministic timing is required.
74LV153PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 2 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6mA, 6mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74LV153PW,112 FAQ
1.How can I place an order for 74LV153PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV153PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV153PW,112 reliable?
The price and inventory of 74LV153PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV153PW,112 is usually 5 days.
3.What payment methods are accepted for 74LV153PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV153PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV153PW,112?
74LV153PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV153PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV153PW,112?
For technical support, including 74LV153PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV153PW,112 requirements.
6.How does Aetrix verify that 74LV153PW,112 is sourced from the original manufacturer or authorized distributors?
All 74LV153PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV153PW,112 meets industry standards.
7.What is the process for return or replacement of 74LV153PW,112?
All 74LV153PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV153PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV153PW,112 part is unused and in its original packaging.
Return procedure for 74LV153PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV153PW,112 Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
