My Inquiry
My Account
NXP Semiconductors 74LV153PW,118
- Part No.:
- 74LV153PW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV153PW,118.pdf
- Description:
- IC MULTIPLEXER 2 X 4:1 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV153PW,118 from NXP Semiconductors is a low-voltage CMOS dual 4-input multiplexer with independent active-LOW output enables (1E, 2E), common select inputs (S0, S1), and non-inverting outputs. It operates from 1.0 V to 3.6 V, supports TTL input levels at VCC ≥ 2.7 V, and functions across −40 °C to +125 °C. It serves as a logic-based 2-pole, 4-position switch for data routing in register banks or function generation in irregular combinational logic.
For engineers reviewing the 74LV153PW,118 datasheet, 74LV153PW,118 pinout, 74LV153PW,118 application, or 74LV153PW,118 equivalent, this page delivers verified electrical parameters, TSSOP16 package details, functional truth table behavior, propagation delay specs at 3.3 V, and validated alternative parts for multiplexer-based signal selection in industrial control and embedded logic systems.
Technical Context
The 74LV153PW,118 implements two independent 4:1 multiplexers sharing S0/S1 select lines but featuring separate enable inputs (1E, 2E) that force corresponding outputs LOW when HIGH. Its logic equations define 1Y and 2Y as AND-OR combinations of enabled data inputs weighted by select-bit minterms.
It uses Si-gate CMOS technology with ESD protection exceeding 2000 V HBM and 200 V MM, operates down to 1.0 V supply while maintaining TTL-compatible inputs above 2.7 V, and delivers tpd ≤ 14 ns (1In→1Y, VCC = 3.3 V, CL = 15 pF) with typical ground bounce < 0.8 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Operating Temperature | −40 °C to +125 °C - Qualified for extended industrial and under-hood applications requiring thermal robustness. |
| Propagation Delay (1In→1Y) | 14 ns max at VCC = 3.3 V, CL = 15 pF - Supports >35 MHz switching in critical data-path timing budgets. |
| Input Voltage Thresholds | VIH = 2.0 V, VIL = 0.8 V at VCC = 3.3 V - Ensures reliable TTL-level compatibility and noise margin in mixed-signal environments. |
| Output Drive Strength | 6 mA sink/source at VCC = 3.0 V - Sufficient to drive standard CMOS loads and small bus capacitances without external buffers. |
| Power Dissipation Capacitance | CPD = 30 pF - Enables accurate dynamic power estimation using PD = CPD × VCC² × fi × N. |
| ESD Protection | HBM > 2000 V, MM > 200 V - Meets IEC61000-4-2 system-level ESD immunity requirements for board-level integration. |
Pinout & Package
TSSOP16 package: plastic thin shrink small outline, 16 leads, body width 4.4 mm, lead pitch 0.65 mm, JEDEC MO-153 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1E, 2E | Active-LOW output enable inputs - Independently disable each multiplexer output to prevent bus contention or enable time-multiplexed sharing. |
| 2, 14 | S1, S0 | Data select inputs - Binary-encoded address selecting one of four input sources per multiplexer (00–11). |
| 3–6 | 1I3–1I0 | Data inputs source 1 - Four parallel data lines routed to output 1Y when 1E = LOW and corresponding S1/S0 state matches. |
| 7 | 1Y | Multiplexer output source 1 - Non-inverting, actively driven output reflecting selected 1Ix input when 1E = LOW. |
| 8 | GND | Ground reference - Return path for all internal logic and output currents; must be low-impedance for stable noise performance. |
| 9 | 2Y | Multiplexer output source 2 - Independent non-inverting output mirroring 2Ix selection, controlled by same S1/S0 but separate 2E. |
| 10–13 | 2I0–2I3 | Data inputs source 2 - Second set of four inputs feeding 2Y; enables dual-channel data routing from distinct source groups. |
| 16 | VCC | Supply voltage - Powers all internal logic; decoupling capacitor required near pin for transient current stability. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexing | Enables simultaneous selection from two separate 4-source groups using shared address lines-ideal for compact data routing in FPGA I/O expansion or microcontroller peripheral switching. |
| Separate active-LOW enables per output | Allows strobing or disabling either output independently-critical for time-division multiplexing, test mode isolation, or cascaded multiplexer architectures. |
| 1.0 V to 3.6 V wide supply range | Supports direct integration into multi-rail systems (e.g., 1.8 V core + 3.3 V I/O) without external voltage translation, reducing BOM count and layout complexity. |
| TTL-compatible inputs at VCC ≥ 2.7 V | Permits seamless interfacing with legacy 5 V TTL outputs via pull-up resistors or direct connection in 3.3 V domains-eliminates need for discrete level shifters. |
| Low dynamic power dissipation | CPD = 30 pF and ICC ≤ 160 µA at VCC = 3.6 V enable energy-efficient operation in battery-powered or thermally constrained embedded controllers. |
Applications
| Industrial PLC I/O Expansion | Microcontroller Peripheral Multiplexing |
|---|---|
Use Scenario: Routing analog sensor readings or digital status signals from multiple field devices onto a single ADC input or UART line in programmable logic controllers. IC Role / Device Role / Timing Role: Dual 4:1 multiplexer providing time-shared access to eight discrete inputs using two GPIO-controlled select lines and independent enables for channel gating. Use Value: Reduces microcontroller pin count by 6 while maintaining full visibility of all eight inputs-enabling compact, cost-optimized I/O modules with deterministic sampling intervals. |
Use Scenario: Switching between multiple SPI slave peripherals (e.g., EEPROM, temperature sensor, DAC) sharing a single master's MOSI/MISO/SCLK lines on an MCU with limited hardware SS pins. IC Role / Device Role / Timing Role: Logic-level multiplexer enabling software-selectable SPI device access without hardware chip-select conflicts or timing skew from GPIO-driven SS toggling. Use Value: Eliminates need for discrete transistor switches or additional GPIOs for slave selection-preserving MCU resources and simplifying firmware-driven peripheral arbitration. |
| Function Generator for Combinational Logic | Legacy Bus Interface Translation |
Use Scenario: Implementing irregular Boolean functions (e.g., parity checkers, custom encoders) where truth tables don't map efficiently to standard gates or LUTs in resource-constrained designs. IC Role / Device Role / Timing Role: Programmable logic block using data inputs as function constants and select lines as variable inputs-generating two independent 3-variable logic outputs per cycle. Use Value: Delivers deterministic, glitch-free combinational logic with sub-15 ns propagation-reducing FPGA gate usage or replacing multiple 74-series ICs in glue logic applications. |
Use Scenario: Adapting older 5 V TTL control signals (e.g., address strobes, memory enables) to interface with modern 3.3 V or 1.8 V SoCs in upgrade paths or hybrid systems. IC Role / Device Role / Timing Role: Level-tolerant multiplexer accepting TTL-high inputs at VCC = 3.3 V while driving CMOS-compatible outputs-acting as bidirectional signal conditioner. Use Value: Avoids dedicated level translators for each control line-cutting component count and PCB area in retrofitted industrial or telecom equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-input multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC153D,653 | Higher VCC range (2 V–6 V); slower tpd (28 ns @ 4.5 V); no 1.0 V operation | Preferred in 5 V legacy systems; unsuitable for sub-2 V domains or ultra-low-power designs | Select when operating at 4.5–5 V with relaxed speed requirements and existing HC-family design continuity. |
| SN74LV153APWR | Identical logic, pinout, and specs; TI packaging (TSSOP-16, same SOT403-1 footprint) | No functional difference; qualified for automotive AEC-Q100 Grade 2 (−40 °C to +105 °C) | Choose for automotive-qualified supply chain or TI-design ecosystem alignment; drop-in replacement in non-automotive contexts. |
Compared with 74LV153PW,118, the 74HC153D,653 trades low-voltage capability for broader 5 V compatibility, while the SN74LV153APWR offers identical functionality with automotive qualification-making the original optimal for industrial 1.0–3.6 V systems requiring −40 °C to +125 °C operation and NXP supply assurance.
Availability
74LV153PW,118 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller peripheral multiplexing, and combinational logic function generation requiring stable component supply across extended temperature ranges and multi-voltage platforms.
Supply support for 74LV153PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in logic, interface, and power management ICs.
The 74LV153PW,118 belongs to NXP's LV logic family, designed specifically for low-voltage, high-noise-immunity digital signal routing in space- and power-constrained embedded systems operating across wide industrial temperature ranges.
FAQ
What is the minimum supply voltage for reliable operation of the 74LV153PW,118?
The 74LV153PW,118 is guaranteed to function down to VCC = 1.0 V with input levels referenced to GND or VCC, as specified in the Recommended Operating Conditions table. Below 1.2 V, static characteristics are not guaranteed, but functional operation-including correct logic evaluation and output drive-is maintained per NXP's LV family design intent. Always verify timing margins at low VCC using the dynamic characteristics table.
Does the 74LV153PW,118 support TTL-level inputs at 3.3 V supply?
Yes, the 74LV153PW,118 accepts TTL input levels when VCC is between 2.7 V and 3.6 V. At VCC = 3.3 V, VIH is specified at 2.0 V and VIL at 0.8 V, comfortably accommodating standard TTL HIGH (≥2.4 V) and LOW (≤0.8 V) thresholds. This eliminates the need for external level-shifting circuitry in mixed 3.3 V/5 V systems.
How does the enable logic work on the 74LV153PW,118 outputs?
The 74LV153PW,118 features two independent active-LOW enable inputs: 1E (pin 1) controls output 1Y, and 2E (pin 15) controls output 2Y. When either enable is HIGH, its corresponding output is forced LOW regardless of select or data inputs. When LOW, the output reflects the selected data input. This allows independent gating of each multiplexer channel-essential for bus arbitration and time-division signal routing.
What is the maximum propagation delay for the 74LV153PW,118 at 3.3 V?
At VCC = 3.3 V with CL = 15 pF, the maximum propagation delay (tpd) from any data input (1In or 2In) to its respective output (1Y or 2Y) is 14 ns, as stated in the Dynamic Characteristics table. Delay from select inputs (S0/S1) to output is also 14 ns, and from enable inputs (1E/2E) to output is 10 ns-enabling predictable timing in synchronous data-path designs.
Is the 74LV153PW,118 pin-compatible with other 74-series multiplexers?
Yes, the 74LV153PW,118 is pin and function compatible with the 74HC153 and 74HCT153, sharing identical TSSOP16 pinout and logic behavior. However, voltage ranges differ: HC/HCT require ≥2 V supply and lack 1.0 V operation. For drop-in replacement in existing HC/HCT designs running at ≥2.7 V, the 74LV153PW,118 provides lower power and improved noise immunity without layout changes.
74LV153PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 2 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6mA, 6mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74LV153PW,118 FAQ
1.How can I place an order for 74LV153PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV153PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV153PW,118 reliable?
The price and inventory of 74LV153PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV153PW,118 is usually 5 days.
3.What payment methods are accepted for 74LV153PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV153PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV153PW,118?
74LV153PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV153PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV153PW,118?
For technical support, including 74LV153PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV153PW,118 requirements.
6.How does Aetrix verify that 74LV153PW,118 is sourced from the original manufacturer or authorized distributors?
All 74LV153PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV153PW,118 meets industry standards.
7.What is the process for return or replacement of 74LV153PW,118?
All 74LV153PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV153PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV153PW,118 part is unused and in its original packaging.
Return procedure for 74LV153PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV153PW,118 Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
