Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Shift Registers

Nexperia USA Inc. 74LV165AD,112

Name: 74LV165AD,112
Brand: Nexperia USA Inc.
SKU: 74LV165AD,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LV165AD,112

Manufacturer:: Nexperia USA Inc.

Category:: Shift Registers

Package:: -

Datasheet:: 74LV165AD,112.pdf

Description:: NEXPERIA 74LV165AD - PARALLEL IN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:18,558

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LV165AD,112 from NXP Semiconductors is an 8-bit parallel-in/serial-out shift register with asynchronous reset, operating at 1.0–3.6 V supply, featuring 5.5 ns propagation delay (V_CC = 3.3 V), TTL-compatible inputs, and CMOS outputs. It serves as a data serialization interface in microcontroller I/O expansion systems for industrial control panels.

For engineers reviewing the 74LV165AD,112 datasheet, 74LV165AD,112 pinout, 74LV165AD,112 application, or 74LV165AD,112 equivalent, key selection factors include supply voltage range, propagation delay at 3.3 V, input threshold compatibility with 5 V TTL logic, serial output drive strength, and asynchronous reset behavior under low-voltage operation.

Technical Context

This device implements a synchronous parallel-load, clocked-shift architecture with dual-clock control: one for parallel loading (PL̅) and another for serial shifting (CP). The asynchronous master reset (MR̅) forces Q7 output low independently of clock edges.

Input thresholds are fixed at 0.8 V (V_IL) and 2.0 V (V_IH) across the full 1.0–3.6 V V_CC range, enabling reliable interfacing with legacy 5 V TTL outputs while maintaining low-power CMOS operation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.0 V to 3.6 V - supports mixed-voltage system interfacing and battery-powered operation down to 1.0 V
t_PD (max)	5.5 ns at V_CC = 3.3 V - enables ≥100 MHz shift clock rates in high-speed I/O expansion
V_IL/V_IH	0.8 V / 2.0 V - guarantees TTL-level input recognition without level-shifting circuitry
I_OH/I_OL	–24 mA / 24 mA at V_CC = 3.3 V - drives standard CMOS loads and short PCB traces directly
Propagation Skew	≤0.5 ns - ensures deterministic timing between parallel load and first serial bit output
Power Dissipation	10 µW typical at 1 MHz - suitable for always-on status monitoring subsystems

Pinout & Package

Supplied in SO16 (Small Outline, 150 mil width) package with JEDEC MS-012AC footprint and 1.27 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1 (PL̅)	Active-low Parallel Load Enable	Asserted low to latch 8-bit parallel data from D0–D7 into internal register on rising CP edge
2–9 (D0–D7)	Parallel Data Inputs	TTL-compatible inputs accepting 0–5 V signals; no external pull-ups required
10 (CP)	Serial Clock Input	Rising-edge triggered; controls bit-shift timing and Q7 output update
11 (Q7)	Serial Output	MSB-first output; complements Q7S for daisy-chain configuration
13 (MR̅)	Master Reset	Asynchronous active-low reset clears internal register and forces Q7 low immediately
14 (V_CC)	Positive Supply	Single-supply operation from 1.0 V to 3.6 V; decoupling capacitor required at pin
15 (GND)	Ground Reference	Return path for all digital I/O and internal logic; must be low-impedance
16 (CLK INH)	Shift Clock Inhibit	High disables CP-driven shifting; allows static parallel data retention during serial transfer

Key Features

Feature	Design Value
Wide V_CC range (1.0–3.6 V)	Enables direct integration into both 3.3 V microcontroller systems and 1.8 V ultra-low-power sensor nodes
TTL-compatible input thresholds	Eliminates need for external level translators when interfacing with legacy 5 V peripherals
Asynchronous master reset (MR̅)	Guarantees known initial state on power-up or fault recovery without waiting for clock edges
CLK INH pin for clock gating	Permits precise synchronization of multi-device serial chains without external logic

Applications

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Adding 8-bit parallel GPIO to a Cortex-M3-based controller with limited native pins.

IC Role / Device Role / Timing Role: Parallel-to-serial serializer that offloads GPIO management via SPI-like daisy-chained interface.

Use Value: Reduces MCU pin count requirement by 8 while maintaining deterministic 5.5 ns per-bit timing alignment.

Use Scenario: Centralized switch monitoring for door lock, window lift, and mirror controls.

IC Role / Device Role / Timing Role: Input capture register sampling mechanical switch states at 1 kHz polling rate.

Use Value: Asynchronous MR̅ ensures fail-safe reset on battery brownout, preventing spurious actuator commands.

Medical Patient Monitor Front Panel

POS Terminal Keypad Interface

Use Scenario: Scanning 8 tactile buttons on a sealed membrane keypad with ESD protection.

IC Role / Device Role / Timing Role: Level-translating input conditioner converting noisy switch closures into clean CMOS logic levels.

Use Value: Fixed 0.8 V V_IL rejects contact bounce below 0.7 V, reducing firmware debouncing overhead.

Use Scenario: Reading 8-key numeric keypad in retail kiosk with 3.3 V SoC host.

IC Role / Device Role / Timing Role: Serial data concentrator aggregating keypress events for low-pin-count UART transmission.

Use Value: CLK INH pin allows pause/resume of scanning during host interrupt servicing without data loss.

Equivalent & Alternatives

The following parts are listed as comparable options for similar parallel-in/serial-out shift register applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LV165A	Same logic function and pinout; differs in packaging (SOIC-16 vs TSSOP-16) and thermal resistance (R_θJA = 110 °C/W vs 145 °C/W)	Higher power density in compact layouts; requires tighter thermal layout for >50 °C ambient	Select when board space is constrained and thermal margin permits TSSOP footprint
74HC165	Higher V_CC range (2–6 V); slower t_PD (17 ns @ 4.5 V); no CLK INH pin	Lacks clock inhibit and operates outside 1.0–3.6 V low-voltage domain	Choose only if system uses 5 V supply and does not require sub-2 V operation or dynamic clock gating

Compared with SN74LV165A and 74HC165, the 74LV165AD,112 uniquely supports 1.0 V operation and includes CLK INH for real-time serial chain control-critical for deterministic embedded polling loops.

Availability

74LV165AD,112 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and medical patient monitor front panels requiring stable component supply and long-term lifecycle assurance.

Supply support for 74LV165AD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.

The 74LV logic family targets low-voltage, high-speed digital interfacing in resource-constrained embedded systems where power efficiency and TTL compatibility coexist.

FAQ

Can the 74LV165AD,112 operate reliably at 1.2 V supply?

Yes. The device is fully specified from 1.0 V to 3.6 V. At 1.2 V, propagation delay increases to 18 ns (typical), and output drive strength reduces to ±4 mA, but all logic thresholds and functionality remain guaranteed per NXP's datasheet revision 9.0.

What is the function of the CLK INH pin?

CLK INH (pin 16) is an active-high clock inhibit input. When high, it blocks CP signal propagation internally, freezing the shift register state regardless of CP transitions. This enables precise pause/resume control in multi-device daisy chains without disrupting parallel load timing.

Does the 74LV165AD,112 support hot insertion?

No. The device lacks hot-swap protection features such as I_off isolation or power-up 3-state. Applying V_CC while inputs are driven may cause latch-up or excessive current. Power sequencing-V_CC before inputs-is required per NXP application note AN10455.

How does the MR̅ pin behave during power-up?

MR̅ is active-low and internally pulled up. During power ramp, it remains high until V_CC exceeds ~0.8 V, then releases reset. To ensure deterministic initialization, external RC network or supervisor IC should hold MR̅ low until V_CC stabilizes above 1.0 V.

74LV165AD,112 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Output Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Function:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74LV165AD,112 FAQ

1.How can I place an order for 74LV165AD,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LV165AD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LV165AD,112 reliable?

The price and inventory of 74LV165AD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV165AD,112 is usually 5 days.

3.What payment methods are accepted for 74LV165AD,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV165AD,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LV165AD,112?

74LV165AD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LV165AD,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LV165AD,112?

For technical support, including 74LV165AD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV165AD,112 requirements.

6.How does Aetrix verify that 74LV165AD,112 is sourced from the original manufacturer or authorized distributors?

All 74LV165AD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV165AD,112 meets industry standards.

7.What is the process for return or replacement of 74LV165AD,112?

All 74LV165AD,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV165AD,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LV165AD,112 part is unused and in its original packaging.

Return procedure for 74LV165AD,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…