My Inquiry
My Account
NXP Semiconductors 74LV367PW,112
- Part No.:
- 74LV367PW,112
- Manufacturer:
- NXP Semiconductors
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV367PW,112.pdf
- Description:
- IC BUF NON-INVERT 3.6V 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,070
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV367PW,112 from NXP Semiconductors (formerly Philips) is a hex non-inverting 3-state buffer/line driver in TSSOP-16 package, operating from 1.0V to 3.6V supply, with 8 ns typical propagation delay at VCC = 3.3V and CL = 15pF, supporting bus driving up to 8 mA per output, used in low-voltage digital interface isolation and address/data bus control.
For engineers reviewing the 74LV367PW,112 datasheet, 74LV367PW,112 pinout, 74LV367PW,112 application, or 74LV367PW,112 equivalent, key selection criteria include 3-state enable timing (tPZH/tPLZ ≤ 30 ns), low-voltage TTL input compatibility (VIH = 2.0 V @ VCC ≥ 2.7 V), ground bounce performance (VOLP = 0.8 V), and thermal derating for industrial ambient operation up to +125°C.
Technical Context
The 74LV367PW,112 implements six independent non-inverting buffers with dual active-low 3-state enable inputs (1OE, 2OE), each controlling three outputs - enabling grouped bus control without signal inversion. Its CMOS structure ensures low ICC (≤160 µA) and high noise immunity across 1.0–3.6 V operation.
It is functionally and pin-compatible with 74HC367 and 74HCT367 but optimized for lower VCC, with guaranteed DC operation down to 1.2 V and AC performance validated at 3.3 V. Input thresholds meet TTL levels when VCC ≥ 2.7 V, allowing mixed-voltage interfacing with legacy logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.0 V to 3.6 V - supports single-supply operation in 1.2 V, 1.8 V, 2.5 V, and 3.3 V systems without level shifters. |
| tPHL/tPLH | 8 ns @ VCC = 3.3 V, CL = 15 pF - enables reliable timing in high-speed digital buses up to ~50 MHz clock domains. |
| IO Sink/Source | ±8 mA per output - sufficient to drive standard 50 pF loads or multiple CMOS inputs without external buffering. |
| VIL/VIH | VIL = 0.8 V, VIH = 2.0 V @ VCC = 2.7–3.6 V - accepts TTL-level inputs directly, simplifying interconnection with 5 V logic families. |
| IOZ (OFF-state) | ≤10 µA @ VCC = 3.6 V - ensures minimal leakage current during 3-state hold, critical for low-power standby modes. |
| Power Dissipation | 400 mW max @ TAMB ≤ +60°C (TSSOP), derates 5.5 mW/K above - defines thermal limits for continuous operation in compact PCB layouts. |
Pinout & Package
74LV367PW,112 uses a 16-pin TSSOP (Thin Shrink Small Outline Package) with 0.65 mm pitch, body width 4.4 mm, and JEDEC MO-153 compliant footprint (SOT403-1). It is surface-mount compatible and rated for –40°C to +125°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1OE, 2OE | Active-low 3-state enable inputs - asserting LOW enables corresponding group of three outputs; HIGH places them in high-impedance state. |
| 2, 4, 6, 10, 12, 14 | 1A–6A | Non-inverting data inputs - six independent logic signals routed to respective outputs without polarity change. |
| 3, 5, 7, 9, 11, 13 | 1Y–6Y | Non-inverting buffered outputs - each mirrors its A-input when enabled; tri-states when OE is HIGH. |
| 8 | GND | Ground reference - must be connected to system 0 V plane; critical for noise margin and VOL/VOLP control. |
| 16 | VCC | Positive supply - powers internal logic and output drivers; bypassing with 100 nF ceramic capacitor near pin is mandatory for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional from 1.0 V supply - enables direct integration into ultra-low-power microcontroller I/O expansion and battery-powered peripherals. |
| TTL-input compatibility | Accepts 5 V-tolerant logic levels at VCC ≥ 2.7 V - eliminates need for external level translators when interfacing with legacy controllers. |
| Controlled output transition | Typical VOHV = 2.0 V and VOLP = 0.8 V @ VCC = 3.3 V - reduces switching noise and crosstalk in dense routing environments. |
| Grouped 3-state control | Dual OE pins (1OE/2OE) independently manage two sets of three outputs - supports flexible bus partitioning and multi-master arbitration schemes. |
| Industrial temperature range | Rated for –40°C to +125°C ambient - suitable for under-hood automotive modules, industrial PLC backplanes, and outdoor telecom equipment. |
Applications
| Industrial Bus Isolation | Microcontroller I/O Expansion |
|---|---|
|
Use Scenario: Isolating address/data lines between a main controller and peripheral modules on a shared PCB backplane. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing bidirectional bus separation with controlled enable timing. Use Value: Prevents contention during multi-drop access; tPZH/tPLZ ≤ 30 ns ensures clean handover between masters without glitches. |
Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU operating at 3.3 V to drive LED arrays and sensor interfaces. IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer for low-current digital outputs requiring TTL-compatible inputs. Use Value: Enables direct connection to 5 V sensors via VIH = 2.0 V threshold; ±8 mA drive supports 10+ CMOS loads per output. |
| Legacy System Interface | Test Equipment Signal Conditioning |
|
Use Scenario: Interfacing modern low-voltage FPGAs to legacy 5 V parallel EEPROMs and EPROM programmers. IC Role / Device Role / Timing Role: Voltage-tolerant buffer translating between 1.8 V FPGA I/O and 5 V memory address latches. Use Value: Eliminates discrete level shifters; VIH/VIL specs guarantee robust recognition of TTL logic states at VCC = 3.3 V. |
Use Scenario: Driving calibrated test signals onto DUT boards with variable capacitive loading (up to 50 pF). IC Role / Device Role / Timing Role: Precision-controlled output driver with known tPHL/tPLH = 8 ns and low ground bounce (VOLP = 0.8 V). Use Value: Ensures repeatable edge timing and minimal signal distortion across production test cycles, improving measurement repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex non-inverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVTH162244DGGR | 16-bit, dual 8-bit bus transceiver with TTL-compatible inputs; higher drive (±24 mA), wider VCC (2.7–3.6 V); no 1.0–2.7 V support. | Designed for high-fanout backplane drivers; not drop-in due to different pin count (48-pin TSSOP) and enable architecture. | Select when >8 mA drive or 16-bit width required; requires PCB redesign and layout validation. |
| 74LVC1G34GW,125 | Single-channel LVC variant; same VCC range (1.65–5.5 V); smaller SOT353 package; lacks grouped 3-state control. | Used for point-to-point signal conditioning only; cannot replace 74LV367PW,112's six-channel grouped enable functionality. | Choose for space-constrained single-signal buffering where full hex functionality is unnecessary. |
Compared with SN74LVTH162244DGGR and 74LVC1G34GW,125, the 74LV367PW,112 uniquely balances low-voltage operation (down to 1.0 V), grouped 3-state control, and industry-standard TSSOP-16 footprint - making it optimal for cost-sensitive, thermally constrained, and mixed-voltage digital interface designs.
Availability
74LV367PW,112 is available at Aetrix Electronics and suitable for industrial bus isolation, microcontroller I/O expansion, legacy system interface, and test equipment signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LV367PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering logic IC development.
The 74LV367PW,112 belongs to NXP's legacy LV (Low-Voltage) logic family, designed specifically for energy-efficient digital interface bridging in mixed-voltage systems where compatibility, timing predictability, and thermal robustness are essential.
FAQ
What is the minimum supply voltage at which 74LV367PW,112 guarantees functional operation?
The 74LV367PW,112 guarantees functional operation down to VCC = 1.0 V when inputs are driven to GND or VCC. DC electrical characteristics are fully specified from VCC = 1.2 V to 3.6 V, and AC timing (e.g., tPHL/tPLH) is characterized at 3.3 V. Below 1.2 V, behavior is not guaranteed per datasheet.
Does 74LV367PW,112 support true 5 V-tolerant inputs?
No - the 74LV367PW,112 does not support 5 V-tolerant inputs. However, it accepts TTL input levels (VIH = 2.0 V, VIL = 0.8 V) when VCC is set to 2.7–3.6 V, enabling reliable interfacing with 5 V logic outputs without damage or level translation.
How are the output enable pins 1OE and 2OE assigned to outputs on 74LV367PW,112?
On the 74LV367PW,112, 1OE controls outputs 1Y, 2Y, and 3Y (pins 3, 5, 7), while 2OE controls outputs 4Y, 5Y, and 6Y (pins 9, 11, 13). This grouping allows independent control of two 3-bit segments of the hex buffer, supporting partial bus activation.
What is the maximum capacitive load the 74LV367PW,112 can drive while maintaining specified timing?
The 74LV367PW,112 propagation delay (tPHL/tPLH = 8 ns typical) is specified with CL = 15 pF. While it can drive heavier loads (e.g., 50 pF per AC characterization), timing degrades linearly with capacitance; for CL > 30 pF, designers should verify setup/hold margins and consider adding series termination.
Is 74LV367PW,112 pin-compatible with older 74HC367 devices in the same TSSOP package?
Yes - the 74LV367PW,112 is pin- and function-compatible with 74HC367 and 74HCT367 in identical 16-pin packages (including TSSOP), enabling direct replacement in existing designs. However, note that LV variants operate at lower VCC and exhibit faster propagation delays and lower power consumption than HC/HCT equivalents.
74LV367PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74LV367PW,112 FAQ
1.How can I place an order for 74LV367PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV367PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV367PW,112 reliable?
The price and inventory of 74LV367PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV367PW,112 is usually 5 days.
3.What payment methods are accepted for 74LV367PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV367PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV367PW,112?
74LV367PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV367PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV367PW,112?
For technical support, including 74LV367PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV367PW,112 requirements.
6.How does Aetrix verify that 74LV367PW,112 is sourced from the original manufacturer or authorized distributors?
All 74LV367PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV367PW,112 meets industry standards.
7.What is the process for return or replacement of 74LV367PW,112?
All 74LV367PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV367PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV367PW,112 part is unused and in its original packaging.
Return procedure for 74LV367PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV367PW,112 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
