Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

NXP Semiconductors 74LV377N,112

Name: 74LV377N,112
Brand: NXP Semiconductors
SKU: 74LV377N,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LV377N,112

Manufacturer:: NXP Semiconductors

Category:: Flip Flops

Package:: 20-DIP (0.300", 7.62mm)

Datasheet:: 74LV377N,112.pdf

Description:: IC FF D-TYPE SNGL 8BIT 20DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,112

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LV377N,112 from Philips Semiconductors is an octal D-type flip-flop with active-low data enable and positive-edge clock triggering, operating from 1.0 V to 3.6 V supply. It features eight synchronized storage elements, 13 ns propagation delay at 3.3 V, 77 MHz max clock frequency, and TTL-input compatibility at V_CC ≥ 2.7 V - used in addressable register and data synchronization circuits.

For engineers reviewing the 74LV377N,112 datasheet, 74LV377N,112 pinout, 74LV377N,112 application, or 74LV377N,112 equivalent, key selection criteria include low-voltage operation (1.0–3.6 V), edge-triggered register behavior, data enable timing constraints (t_su(E) = 13 ns @ 3.3 V), output drive capability (±25 mA), and DIP-20 package compatibility with legacy 74HC/HCT377 layouts.

Technical Context

The 74LV377N,112 implements eight independent D-type latches sharing a common clock (CP) and a single active-low enable (E). All Q outputs update synchronously on the LOW-to-HIGH transition of CP when E is LOW; otherwise outputs retain state. Input setup/hold times are voltage-dependent: t_su(Dn) = 13 ns and t_th(Dn) = 5 ns at V_CC = 3.3 V.

It uses low-voltage CMOS technology with TTL-level input thresholds (VIH = 2.0 V, VIL = 0.8 V @ V_CC = 3.3 V), ground bounce (VOLP) ≤ 0.8 V, and output undershoot (VOHV) ≤ 2.0 V. Power dissipation capacitance is 20 pF per flip-flop, enabling predictable dynamic power calculation via PD = CPD × V_CC² × f_i.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.0 V to 3.6 V - supports battery-powered and mixed-voltage logic systems without level shifters
t_PHL/t_PLH	13 ns @ V_CC = 3.3 V, CL = 15 pF - defines maximum achievable register throughput in synchronous control paths
f_max	77 MHz @ V_CC = 3.3 V - sets upper clock rate limit for address/data latching in high-speed digital interfaces
I_OH/I_OL	±25 mA - drives standard TTL loads directly; sufficient for fan-out to 10+ 74LS inputs
t_su(E)	13 ns @ V_CC = 3.3 V - minimum time E must stabilize before CP rising edge to guarantee valid load operation
Input Capacitance	3.5 pF - minimizes loading on preceding drivers and preserves signal integrity in dense PCB layouts
Power Dissipation Cap.	20 pF per flip-flop - enables accurate dynamic power estimation in clocked register banks

Pinout & Package

74LV377N,112 is supplied in a 20-pin plastic dual in-line package (DIP), SOT146-1 footprint, with 300-mil body width and through-hole mounting. Pin pitch is 2.54 mm; package meets JEDEC MS-001.

Pin/Terminal	Circuit Role	Design Meaning
1	E	Active-low data enable - must be LOW to load D inputs into Q outputs on next CP rising edge
2,5,6,9,12,15,16,19	Q0–Q7	Registered outputs - retain value until next enabled clock edge; standard-output drive strength
3,4,7,8,13,14,17,18	D0–D7	Data inputs - sampled one setup time before CP rising edge; TTL-compatible thresholds
10	GND	Ground reference - return path for all internal logic and output currents
11	CP	Positive-edge-triggered clock - rising edge initiates sampling and transfer if E is LOW
20	V_CC	Supply voltage - powers all internal logic and output stages; decoupling capacitor required

Key Features

Feature	Design Value
Low-voltage operation	Functional down to 1.0 V supply - enables direct interface with 1.2 V/1.8 V microcontrollers and FPGAs
TTL-input compatibility	Accepts standard TTL logic levels when V_CC ≥ 2.7 V - eliminates need for external level translators in mixed-logic systems
Output ground bounce control	VOLP ≤ 0.8 V @ 3.3 V - reduces noise coupling into analog sections and improves signal integrity in mixed-signal boards
Synchronous data enable	Single E pin gates all eight registers - simplifies timing control in address/data bus latching applications
Pin/function compatibility	Drop-in replacement for 74HC377 and 74HCT377 - allows legacy design upgrades without PCB changes

Applications

Microprocessor Address Latching	Parallel Data Capture Interface
Use Scenario: Capturing 8-bit address bus signals from a microprocessor during memory access cycles. IC Role / Device Role / Timing Role: 74LV377N,112 acts as an address latch, holding stable address values while data is transferred on shared bus lines. Use Value: Enables clean separation of address and data phases using a single clock edge and enable signal, reducing bus contention and timing margin risk.	Use Scenario: Sampling parallel sensor or ADC output data synchronized to a system clock. IC Role / Device Role / Timing Role: 74LV377N,112 serves as a synchronous data capture register, freezing parallel data on CP rising edge when E is asserted. Use Value: Provides deterministic setup/hold timing (13 ns/5 ns @ 3.3 V), ensuring reliable capture of fast-changing digital signals without metastability.
Bus Isolation Control Logic	Industrial I/O Expansion Register
Use Scenario: Isolating CPU data bus from peripheral modules during configuration or reset sequences. IC Role / Device Role / Timing Role: 74LV377N,112 holds control bits that gate bus transceivers or enable/disable peripheral address decoding. Use Value: Prevents bus floating or unintended writes by maintaining stable control states across clock domains using edge-triggered storage.	Use Scenario: Expanding GPIO count in PLC or motor controller designs requiring robust, low-power register storage. IC Role / Device Role / Timing Role: 74LV377N,112 functions as an output latch for driving discrete actuators or status indicators from a microcontroller. Use Value: Delivers ±25 mA per output and operates over –40°C to +125°C, supporting industrial environments without external buffers.

Microprocessor Address Latching

Parallel Data Capture Interface

Use Scenario: Capturing 8-bit address bus signals from a microprocessor during memory access cycles.

IC Role / Device Role / Timing Role: 74LV377N,112 acts as an address latch, holding stable address values while data is transferred on shared bus lines.

Use Value: Enables clean separation of address and data phases using a single clock edge and enable signal, reducing bus contention and timing margin risk.

Use Scenario: Sampling parallel sensor or ADC output data synchronized to a system clock.

IC Role / Device Role / Timing Role: 74LV377N,112 serves as a synchronous data capture register, freezing parallel data on CP rising edge when E is asserted.

Use Value: Provides deterministic setup/hold timing (13 ns/5 ns @ 3.3 V), ensuring reliable capture of fast-changing digital signals without metastability.

Bus Isolation Control Logic

Industrial I/O Expansion Register

Use Scenario: Isolating CPU data bus from peripheral modules during configuration or reset sequences.

IC Role / Device Role / Timing Role: 74LV377N,112 holds control bits that gate bus transceivers or enable/disable peripheral address decoding.

Use Value: Prevents bus floating or unintended writes by maintaining stable control states across clock domains using edge-triggered storage.

Use Scenario: Expanding GPIO count in PLC or motor controller designs requiring robust, low-power register storage.

IC Role / Device Role / Timing Role: 74LV377N,112 functions as an output latch for driving discrete actuators or status indicators from a microcontroller.

Use Value: Delivers ±25 mA per output and operates over –40°C to +125°C, supporting industrial environments without external buffers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type register applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HC377N,652	Higher V_CC range (2–6 V); slower t_PLH = 25 ns @ 4.5 V; no TTL-input compatibility below 4.5 V	Requires ≥4.5 V for full-speed operation; unsuitable for sub-2.7 V systems	Select when operating above 4.5 V and legacy HC logic family consistency is required
SN74LV377APWR	Same electrical specs; TSSOP-20 package (SOT360-1); 4.4 mm body width; surface-mount only	Not pin-compatible with DIP-20; requires PCB redesign for SMT assembly	Select for space-constrained designs where surface-mount is mandatory and thermal performance is prioritized

Compared with 74LV377N,112, the 74HC377N,652 offers wider voltage tolerance but lacks low-voltage capability and TTL compatibility below 4.5 V, while SN74LV377APWR matches all electrical behavior but mandates SMT layout changes - making 74LV377N,112 optimal for through-hole, low-voltage, and drop-in upgrade scenarios.

Availability

74LV377N,112 is available at Aetrix Electronics and suitable for microprocessor address latching, parallel data capture interfaces, bus isolation control logic, and industrial I/O expansion requiring stable component supply across extended temperature ranges.

Supply support for 74LV377N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Philips Semiconductors (now NXP Semiconductors) is a global semiconductor innovator founded in the Netherlands, specializing in logic, analog, and automotive ICs with emphasis on reliability and industrial-grade performance.

The 74LV377N,112 belongs to the LV logic family designed for low-voltage, high-noise-immunity digital interfacing in mixed-signal and embedded control systems operating from 1.0 V to 3.6 V.

FAQ

What is the minimum supply voltage for guaranteed operation of the 74LV377N,112?

The 74LV377N,112 is guaranteed to function down to V_CC = 1.0 V with input levels referenced to GND or V_CC. DC electrical characteristics are fully specified from V_CC = 1.2 V to 3.6 V, and AC timing (e.g., t_PLH, f_max) is characterized at 1.2 V, 2.0 V, 2.7 V, and 3.3 V. Below 1.2 V, only basic functionality is assured.

Is the 74LV377N,112 pin-compatible with the 74HC377?

Yes, the 74LV377N,112 is pin and function compatible with the 74HC377 and 74HCT377. All 20 pins match in position and logical role, including E, CP, D0–D7, Q0–Q7, V_CC, and GND. This allows direct replacement in existing DIP-20 layouts without PCB modification, provided voltage and timing requirements align.

What is the maximum clock frequency supported by the 74LV377N,112 at 3.3 V?

The 74LV377N,112 supports a maximum clock frequency of 77 MHz at V_CC = 3.3 V, as specified in the Quick Reference Data table. This value is measured under standard conditions (T_amb = 25°C, C_L = 15 pF) and represents the highest reliable toggle rate for synchronous register updates.

Does the 74LV377N,112 support TTL-level inputs?

Yes, the 74LV377N,112 accepts TTL input voltage levels when V_CC is between 2.7 V and 3.6 V. Specifically, VIH is guaranteed ≥2.0 V and VIL ≤0.8 V under those conditions, matching standard TTL thresholds. At lower V_CC, input thresholds scale proportionally (e.g., VIH = 0.7×V_CC).

What is the output drive capability of the 74LV377N,112?

The 74LV377N,112 provides standard-output drive capability: ±25 mA per output pin (IO = ±25 mA) over the full operating temperature range. This allows direct interfacing with multiple TTL loads or driving LEDs with appropriate current-limiting resistors, without external buffer stages.

74LV377N,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74LV

Package/Case:: 20-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Function:: Standard

Type:: D-Type

Output Type:: Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 70 MHz

Max Propagation Delay @ V, Max CL:: 30ns @ 3.3V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 6mA, 6mA

Voltage - Supply:: 1V ~ 3.6V

Current - Quiescent (Iq):: 20 µA

Input Capacitance:: 3.5 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 20-DIP

74LV377N,112 FAQ

1.How can I place an order for 74LV377N,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LV377N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LV377N,112 reliable?

The price and inventory of 74LV377N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV377N,112 is usually 5 days.

3.What payment methods are accepted for 74LV377N,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV377N,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LV377N,112?

74LV377N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LV377N,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LV377N,112?

For technical support, including 74LV377N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV377N,112 requirements.

6.How does Aetrix verify that 74LV377N,112 is sourced from the original manufacturer or authorized distributors?

All 74LV377N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV377N,112 meets industry standards.

7.What is the process for return or replacement of 74LV377N,112?

All 74LV377N,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV377N,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LV377N,112 part is unused and in its original packaging.

Return procedure for 74LV377N,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…