NXP Semiconductors 74LV4094DB,118
- Part No.:
- 74LV4094DB,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Shift Registers
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74LV4094DB,118.pdf
- Description:
- SERIAL IN PARALLEL OUT, LV/LV-A/
- Quantity:
- Payment:

- Shipping:

Inventory:1,800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV4094DB,118 from Nexperia is an 8-bit serial-in/parallel-out shift-and-store bus register with independent shift and storage clocks, 3-state outputs, dual serial outputs (QS1/QS2) for daisy-chaining, and operation across 1.0 V to 3.6 V supply. It performs serial-to-parallel data conversion in LED matrix drivers, remote control hold registers, and I/O expansion interfaces.
For engineers reviewing the 74LV4094DB,118 datasheet, 74LV4094DB,118 pinout, 74LV4094DB,118 application, or 74LV4094DB,118 equivalent, key selection factors include its dual-edge cascading capability (QS1 on CP↑, QS2 on CP↓), -40 °C to +125 °C temperature rating, SO16 package (SOT109-1), 3.3 V propagation delay of 17 ns (CP→QPn), and 3-state output enable timing (17 ns enable / 14 ns disable).
Technical Context
The device implements two synchronized but functionally separate 8-stage registers: a shift register clocked on CP rising edges and a storage register loaded on STR high. Data propagates through the shift register at up to 95 MHz (VCC = 3.3 V, CL = 15 pF) and transfers atomically to the storage register upon STR assertion.
Output control is fully decoupled from register operation: OE toggles 3-state output drivers without affecting internal state, while input clamp diodes permit safe interfacing to voltages exceeding VCC when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.0 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Propagation Delay (CP → QPn) | 17 ns at VCC = 3.3 V, CL = 15 pF - Determines maximum achievable shift rate in time-critical serial loading sequences. |
| Enable/Disable Time (OE → QPn) | 17 ns enable / 14 ns disable at VCC = 3.3 V - Supports rapid output gating for dynamic bus sharing or power sequencing. |
| Operating Temperature | -40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLCs, and high-reliability embedded controllers. |
| Output Drive Strength | ±6 mA at VOH/VOL (VCC = 3.0 V) - Sufficient to directly drive LEDs or standard CMOS/TTL inputs without external buffers. |
| Power Dissipation Capacitance | 83 pF - Used to calculate dynamic power consumption (PD = CPD × VCC² × fi × N) in high-frequency applications. |
| ESD Robustness | HBM > 2000 V, CDM > 1000 V - Reduces susceptibility to handling damage during PCB assembly and field service. |
Pinout & Package
74LV4094DB,118 is supplied in a plastic small outline package (SO16) per SOT109-1, with 16 leads, 3.9 mm body width, and standard 1.27 mm lead pitch. Pin 1 is marked by a notch or dot; pin numbering follows counter-clockwise convention starting from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (STR) | Strobe input | Transfers contents of shift register into storage register on HIGH; asynchronous to CP and OE. |
| 2 (D) | Serial data input | Accepts new bit on each LOW-to-HIGH transition of CP; TTL-compatible at VCC ≥ 2.7 V. |
| 3 (CP) | Shift clock input | Rising-edge triggered; controls data movement through shift register and determines QS1 output timing. |
| 4–7, 11–14 (QP0–QP7) | Parallel outputs | 8-bit buffered storage register outputs; driven only when OE = HIGH; high-impedance otherwise. |
| 8 (GND) | Ground reference | Primary return path for all internal logic and output currents; must be low-impedance for noise immunity. |
| 9 (QS1) | Fast serial output | Repeats QP6 on CP↑ - enables tight-tolerance cascading where clock edges are fast and predictable. |
| 10 (QS2) | Slow serial output | Repeats QP7 on CP↓ - supports robust daisy-chaining under slow or skewed clock edge conditions. |
| 15 (OE) | Output enable | Active-HIGH; places QP0–QP7 in high-Z state without altering register contents or affecting QS1/QS2. |
| 16 (VCC) | Supply voltage | Single rail powering both logic core and output drivers; accepts 1.0–3.6 V with full functionality. |
Key Features
| Feature | Design Value |
|---|---|
| Dual serial outputs with edge-selectable timing | QS1 (CP↑) and QS2 (CP↓) allow flexible cascading architecture-no external delay elements needed. |
| Wide VCC range with guaranteed operation down to 1.0 V | Supports battery-powered systems and mixed-voltage designs without regulator overhead or translation circuitry. |
| Input clamp diodes with current-limiting resistor support | Enables safe connection to 5 V signals or other overvoltage sources using simple series resistors. |
| Low ground bounce (< 0.8 V typical) | Maintains signal integrity in dense PCB layouts with shared ground planes and multiple switching outputs. |
| Latch-up immunity > 100 mA (JESD78 Class II Level B) | Ensures robustness against transient overcurrent events common in hot-plug or ESD-prone environments. |
Applications
| LED Matrix Driver | I/O Expansion Interface |
|---|---|
Use Scenario: Driving 8×8 monochrome LED displays in consumer electronics and signage. IC Role / Device Role / Timing Role: Serial-to-parallel converter that latches column data for static display refresh; QS1/QS2 enable multi-display chaining. Use Value: Eliminates need for microcontroller GPIO expansion; 3-state outputs prevent ghosting during multiplexed row scanning. | Use Scenario: Adding parallel output ports to microcontrollers with limited GPIO count (e.g., STM32L0, nRF52). IC Role / Device Role / Timing Role: Shift-register-based port expander controlled via SPI-like serial interface; STR synchronizes output updates. Use Value: Reduces firmware overhead vs. software bit-banging; deterministic update timing avoids race conditions in real-time control loops. |
| Remote Control Holding Register | Industrial Sensor Data Aggregation |
Use Scenario: Capturing and holding IR remote command codes before MCU wake-up in ultra-low-power modes. IC Role / Device Role / Timing Role: Low-voltage (1.8 V) shift register storing incoming pulse-width modulated bits; OE holds outputs stable during MCU sleep. Use Value: Enables sub-μA system standby current; STR-triggered latch ensures no data loss across wake-up latency. | Use Scenario: Consolidating status bits from distributed sensors (e.g., door switches, fault indicators) in factory automation panels. IC Role / Device Role / Timing Role: Parallel-output bus register collecting discrete sensor states; cascaded via QS1/QS2 to aggregate >8 inputs per controller. Use Value: Simplifies wiring and reduces polling overhead; 125 °C rating supports deployment near motors or power supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit shift-and-store register applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LV8154N | 16-bit shift register with integrated 32-bit counter; wider bus, higher pin count (24-pin PDIP), no QS2 output. | Designed for metering and energy monitoring where counting and shifting coexist; lacks dual-edge cascade support. | Select when extended bit width and on-chip counting are required; avoid if board space or cascade flexibility is constrained. |
| 74HC595PW,118 | Same 8-bit function but HC family: VCC = 2–6 V, slower max frequency (25 MHz @ 4.5 V), no QS2 output, TSSOP16 only. | Targeted at legacy 5 V systems; lacks low-voltage operation and second serial output for robust daisy-chaining. | Choose for cost-sensitive 5 V designs where 3.3 V compatibility and advanced cascade timing are unnecessary. |
Compared with SN74LV8154N and 74HC595PW,118, the 74LV4094DB,118 uniquely balances ultra-low-voltage operation (1.0 V), dual-edge serial output flexibility, and industrial temperature range - making it optimal for compact, battery-aware, and cascade-dense applications.
Availability
74LV4094DB,118 is available at Aetrix Electronics and suitable for LED matrix drivers, remote control holding registers, and industrial sensor aggregation systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74LV4094DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in high-volume applications.
The 74LV logic family targets low-voltage, low-power embedded systems - designed specifically for battery-operated devices, portable instrumentation, and mixed-signal interfaces where supply headroom is constrained.
FAQ
What is the minimum supply voltage at which 74LV4094DB,118 guarantees full functionality?
The device is specified to operate down to 1.0 V with full functionality, including correct logic levels, timing, and output drive strength. Static characteristics are guaranteed from 1.2 V, but functional operation (data shifting, storage, and 3-state control) is validated at 1.0 V per Nexperia's characterization - critical for coin-cell or energy-harvesting applications.
Can QS1 and QS2 be used simultaneously to feed different downstream devices?
Yes - QS1 and QS2 provide identical data (QP6 and QP7 respectively) on complementary clock edges and may drive separate cascaded registers. Their outputs are electrically isolated and can source/sink ±6 mA independently, enabling split-path daisy chains without buffering or timing skew concerns.
How does the STR input interact with ongoing shift operations?
STR is asynchronous and independent of CP: asserting STR HIGH captures the current state of the shift register into the storage register regardless of CP activity. Subsequent shifts continue in the shift register without affecting the latched parallel outputs - enabling precise output update timing decoupled from serial load rate.
Is 74LV4094DB,118 qualified for automotive applications?
No - although rated for -40 °C to +125 °C, this part is not AEC-Q200 qualified and lacks automotive-specific testing (e.g., HTOL, ESD stress beyond JESD22). Nexperia explicitly states non-automotive qualification in its legal disclaimers; use only in industrial, consumer, or computing applications unless separately validated.
74LV4094DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Shift Register
- Output Type:
- Tri-State
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Function:
- Serial to Parallel, Serial
- Voltage - Supply:
- 1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74LV4094DB,118 FAQ
1.How can I place an order for 74LV4094DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV4094DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV4094DB,118 reliable?
The price and inventory of 74LV4094DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV4094DB,118 is usually 5 days.
3.What payment methods are accepted for 74LV4094DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV4094DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV4094DB,118?
74LV4094DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV4094DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV4094DB,118?
For technical support, including 74LV4094DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV4094DB,118 requirements.
6.How does Aetrix verify that 74LV4094DB,118 is sourced from the original manufacturer or authorized distributors?
All 74LV4094DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV4094DB,118 meets industry standards.
7.What is the process for return or replacement of 74LV4094DB,118?
All 74LV4094DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV4094DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV4094DB,118 part is unused and in its original packaging.
Return procedure for 74LV4094DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV4094DB,118 Tags
-
SN74HC164DR
Texas Instruments
-
SN74HC595DR
Texas Instruments

-
74HC595PW,118
Nexperia USA Inc.
-
SN74HC165PWR
Texas Instruments

-
HEF4094BT,653
Nexperia USA Inc.

-
74HC595D,118
Nexperia USA Inc.
-
SN74HC595PWR
Texas Instruments

-
74HC165D,653
Nexperia USA Inc.
-
SN74LV165APWR
Texas Instruments

-
74HC595BQ,115
Nexperia USA Inc.

-
74HC165BQ,115
Nexperia USA Inc.
-
CD4094BPWR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

