Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LV595PW,118

Part No.:
74LV595PW,118
Manufacturer:
Nexperia USA Inc.
Category:
Shift Registers
Package:
16-TSSOP (0.173", 4.40mm Width)
Datasheet:
Aetrix74LV595PW,118.pdf
Description:
IC 8BIT SHIFT REGISTER 16-TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:7,631

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LV595PW,118 from Nexperia is an 8-bit serial-in/serial-or-parallel-out shift register with separate shift and storage register clocks, 3-state parallel outputs, asynchronous master reset (MR), and serial output (Q7S) for daisy-chaining. It operates from 1.0 V to 3.6 V, supports -40 °C to +125 °C ambient range, and is used in LED matrix drivers, I/O expansion for microcontrollers, and serial-to-parallel data conversion in industrial control panels.

For engineers reviewing the 74LV595PW,118 datasheet, 74LV595PW,118 pinout, 74LV595PW,118 application, or 74LV595PW,118 equivalent, key selection considerations include its dual-clock architecture (SHCP/STCP), 3-state output enable (OE) timing, guaranteed operation down to 1.0 V supply, and TSSOP16 package thermal performance at extended temperature.

Technical Context

The device implements two independent synchronous registers: an 8-stage shift register clocked by SHCP (LOW-to-HIGH edge) and an 8-bit storage latch clocked by STCP (LOW-to-HIGH edge). Data shifts serially via DS and exits via Q7S; parallel outputs Q0–Q7 reflect storage register contents only when OE is LOW.

MR is asynchronous and active LOW, resetting only the shift register-not the storage register-enabling independent control of data loading and output gating. Input clamp diodes allow safe interfacing with voltages exceeding VCC when current-limiting resistors are used.

Key Specifications

Parameter Value and Actual Design Meaning
Supply voltage range 1.0 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level translation.
Operating temperature -40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor drives requiring extended thermal margin.
Propagation delay (SHCP to Q7S) 15 ns typical at VCC = 3.3 V, CL = 15 pF - supports >50 MHz serial data rates in cascaded configurations.
Output drive (bus driver) 8 mA sink/source at VCC = 3.0 V - sufficient to directly drive LEDs or standard CMOS/TTL inputs without external buffers.
Input leakage current ≤1.0 μA at VCC = 3.6 V - ensures low power consumption in battery-backed hold registers and sleep-mode applications.
Power dissipation capacitance 115 pF - enables accurate dynamic power estimation (PD = CPD × VCC² × fi × N) for thermal design in dense PCB layouts.
ESD protection HBM >2000 V, CDM >1000 V - meets industrial IEC 61000-4-2 system-level robustness requirements without additional protection circuitry.

Pinout & Package

TSSOP16 plastic thin shrink small outline package (SOT403-1), 16 leads, body width 4.4 mm, lead pitch 0.65 mm, exposed pad not present, RoHS-compliant, moisture sensitivity level MSL3.

Pin/Terminal Circuit Role Design Meaning
1 (Q0) Parallel output stage 0 LSB of latched parallel data; driven only when OE = LOW and STCP has registered latest shift data.
2 (Q1) Parallel output stage 1 Second bit of 8-bit parallel output bus; synchronized to STCP edge, independent of SHCP timing.
3 (Q2) Parallel output stage 2 Third bit in parallel output group; high-impedance state maintained during OE HIGH, no bus contention.
4 (Q3) Parallel output stage 3 Fourth bit; shares same 3-state control as all Q0–Q7 outputs - single OE signal gates entire byte.
5 (Q4) Parallel output stage 4 Fifth bit; electrically isolated from other outputs when OE = HIGH, enabling shared bus architectures.
6 (Q5) Parallel output stage 5 Sixth bit; output structure supports bus-hold or pull-up/pull-down termination without affecting register state.
7 (Q6) Parallel output stage 6 Seventh bit; identical DC characteristics (VOH/VOL) and AC timing (tpd) to Q0–Q5 and Q7.
8 (GND) Ground reference Primary return path for all internal logic and output drivers; must be low-inductance connection to minimize ground bounce.
9 (Q7S) Serial output MSB of shift register (Q7) output; enables cascading multiple 74LV595s by connecting Q7S to DS of next device.
10 (MR) Master reset Asynchronous active-LOW input; clears shift register only - storage register and outputs remain unaffected.
11 (SHCP) Shift clock LOW-to-HIGH edge triggers serial data shift; minimum pulse width 20 ns at VCC ≥ 3.0 V ensures reliable capture.
12 (STCP) Storage clock LOW-to-HIGH edge transfers shift register contents to storage latch; setup time 15 ns relative to DS required.
13 (OE) Output enable Active-LOW control of all Q0–Q7 outputs; does not affect internal register states - outputs float instantly on OE HIGH.
14 (DS) Serial data input Data sampled on SHCP rising edge; hold time -2.0 ns at VCC = 3.3 V allows zero-delay routing in synchronous designs.
15 (Q7) Parallel output stage 7 MSB of parallel output bus; matches Q0–Q6 in timing, drive strength, and 3-state behavior.
16 (VCC) Supply voltage Single positive supply for core logic and output drivers; decoupling capacitor (100 nF) required within 5 mm of pin.

Key Features

Feature Design Value
Dual independent clocks Separate SHCP and STCP inputs allow precise staging of serial load and parallel update - eliminates race conditions in real-time display refresh.
3-state parallel outputs All eight outputs (Q0–Q7) enter high-impedance state simultaneously on OE HIGH - enables direct connection to shared microcontroller data buses.
Clamp diode inputs Integrated input ESD diodes permit safe interfacing with signals up to VCC + 0.5 V using series current-limiting resistors - reduces BOM count in mixed-voltage systems.
Wide voltage operation Functional across 1.0 V to 3.6 V - supports direct use with ultra-low-power MCUs (e.g., ARM Cortex-M0+ at 1.2 V) and legacy 3.3 V peripherals.
Latch-up immunity Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events in noisy industrial environments.

Applications

LED Matrix Driver I/O Expansion for MCU

Use Scenario: Driving 8×8 monochrome LED displays in HVAC control panels where microcontroller GPIOs are limited.

IC Role / Device Role / Timing Role: Serial-to-parallel converter that accepts SPI-like data from MCU and presents it as static 8-bit parallel output to column drivers.

Use Value: Reduces MCU pin count by 7 (vs. direct GPIO), enables smooth multiplexed scanning at ≥1 kHz with deterministic STCP-triggered output update.

Use Scenario: Adding 8 general-purpose digital outputs to an ESP32-WROOM-32 module in smart sensor nodes.

IC Role / Device Role / Timing Role: Output expander with 3-state capability, allowing shared bus access among multiple peripherals via OE control.

Use Value: Eliminates need for discrete MOSFET switches; OE-controlled high-Z state prevents bus conflicts during firmware updates or sleep mode.

Remote Control Holding Register Industrial PLC Output Module

Use Scenario: Latching IR remote command codes in set-top box IR receivers before CPU wake-up.

IC Role / Device Role / Timing Role: Low-power holding register that captures serial IR data and holds parallel output stable until CPU reads via GPIO.

Use Value: Operates reliably at 1.2 V supply, draws <160 μA ICC at VCC = 3.6 V - extends battery life in always-on IR detection circuits.

Use Scenario: Isolating and driving 24 V DC solenoid valves in factory automation cabinets.

IC Role / Device Role / Timing Role: Logic-level interface between 3.3 V PLC controller and external Darlington/solid-state relay drivers.

Use Value: 8 mA output drive at 3.0 V ensures clean TTL-compatible edges into optocoupler inputs; MR pin enables hardware-initiated valve reset on fault.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 8-bit serial-in/parallel-out shift register applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74HC595PWR Higher VCC min = 2.0 V; slower tpd = 25 ns at 3.3 V; no input clamp diodes. Not suitable for sub-2.0 V systems; requires external clamping for overvoltage-safe interfacing. Select when operating strictly at 2.5 V/3.3 V and cost is prioritized over voltage flexibility.
74AHC595PW,118 Wider VCC = 2.0–5.5 V; faster fmax = 110 MHz at 5 V; higher ICC = 40 μA typical. Supports 5 V legacy systems but consumes more quiescent power; incompatible with 1.2 V/1.8 V domains. Select when interfacing with 5 V logic or requiring >70 MHz serial throughput, accepting higher static current.

Compared with SN74HC595PWR and 74AHC595PW,118, the 74LV595PW,118 uniquely supports 1.0 V operation and integrated input clamping - making it the only choice for battery-powered 1.2 V systems requiring robust mixed-voltage interfacing without added components.

Availability

74LV595PW,118 is available at Aetrix Electronics and suitable for LED display drivers, microcontroller I/O expansion, and industrial remote control holding registers requiring stable component supply across automotive-grade temperature ranges.

Supply support for 74LV595PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert specializing in high-performance, energy-efficient logic, analog, and discrete devices, with leadership in automotive and industrial reliability standards.

The 74LV595 belongs to Nexperia's LV (Low Voltage) logic family, designed specifically for interoperability across 1.0 V to 3.6 V supply domains while maintaining robust noise immunity and thermal stability in harsh environments.

FAQ

Can the 74LV595PW,118 operate reliably at 1.2 V supply?

Yes. The device is fully specified from 1.0 V to 3.6 V, with guaranteed functionality including propagation delay (95 ns max at VCC = 1.2 V), input thresholds (VIH = 0.9 V min), and output drive at that voltage. It is commonly deployed in ultra-low-power wearable and IoT sensor nodes powered by single-cell LiFePO₄ batteries.

What happens to the storage register when MR is asserted?

No effect. MR is asynchronous and resets only the 8-bit shift register - the storage register, parallel outputs Q0–Q7, and serial output Q7S retain their last latched values. This allows independent clearing of incoming serial data without disrupting displayed or latched output states.

Is the TSSOP16 package (SOT403-1) thermally adequate for continuous 8 mA per output?

Yes. At Tamb = 125 °C, the SOT403-1 package derates total power dissipation linearly at 8.5 mW/K above 91 °C. With 8 outputs sourcing 8 mA each at 3.3 V (≈211 mW), junction temperature remains within safe limits when mounted on 2-layer PCBs with ≥1 cm² copper pour per side.

Does Q7S output reflect the same bit as Q7 during shifting?

Yes. Q7S is the true serial output of the shift register's Q7 stage - it emits the bit shifted out of Q7 on each SHCP rising edge. When STCP is pulsed, that same bit appears simultaneously on Q7 (parallel output), enabling seamless synchronization between cascade chain and local display update.

74LV595PW,118 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LV
Package/Case:
16-TSSOP (0.173", 4.40mm Width)
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
Shift Register
Output Type:
Tri-State
Number of Elements:
1
Number of Bits per Element:
8
Function:
Serial to Parallel, Serial
Voltage - Supply:
1V ~ 3.6V
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
16-TSSOP

74LV595PW,118 FAQ

1.How can I place an order for 74LV595PW,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LV595PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LV595PW,118 reliable?

The price and inventory of 74LV595PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV595PW,118 is usually 5 days.

3.What payment methods are accepted for 74LV595PW,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV595PW,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LV595PW,118?

74LV595PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LV595PW,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LV595PW,118?

For technical support, including 74LV595PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV595PW,118 requirements.

6.How does Aetrix verify that 74LV595PW,118 is sourced from the original manufacturer or authorized distributors?

All 74LV595PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV595PW,118 meets industry standards.

7.What is the process for return or replacement of 74LV595PW,118?

All 74LV595PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV595PW,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LV595PW,118 part is unused and in its original packaging.

Return procedure for 74LV595PW,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LV595PW,118 Tags

  • 74LV595PW,118
  • 74LV595PW,118 PDF
  • 74LV595PW,118 Datasheet
  • 74LV595PW,118 Specifications
  • 74LV595PW,118 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LV595PW,118
  • Buy 74LV595PW,118
  • 74LV595PW,118 Price
  • 74LV595PW,118 Distributor
  • 74LV595PW,118 Supplier
  • 74LV595PW,118 Wholesale
Related Products
SN74HC164DR
SN74HC164DR

Texas Instruments

SN74HC595DR
SN74HC595DR

Texas Instruments

74HC595PW,118
74HC595PW,118

Nexperia USA Inc.

SN74HC165PWR
SN74HC165PWR

Texas Instruments

HEF4094BT,653
HEF4094BT,653

Nexperia USA Inc.

74HC595D,118
74HC595D,118

Nexperia USA Inc.

SN74HC595PWR
SN74HC595PWR

Texas Instruments

74HC165D,653
74HC165D,653

Nexperia USA Inc.

SN74LV165APWR
SN74LV165APWR

Texas Instruments

74HC595BQ,115
74HC595BQ,115

Nexperia USA Inc.

74HC165BQ,115
74HC165BQ,115

Nexperia USA Inc.

CD4094BPWR
CD4094BPWR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER