NXP Semiconductors 74LV86D,118
- Part No.:
- 74LV86D,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74LV86D,118.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,920
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV86D,118 from Nexperia is a low-voltage Si-gate CMOS quad 2-input exclusive-OR gate operating from 1.0 V to 5.5 V supply, delivering 11 ns typical propagation delay at 3.3 V with 15 pF load, and specified for −40 °C to +125 °C industrial temperature range. It serves as a logic-level combinatorial gate in digital signal routing, parity generation, and arithmetic circuits within embedded control and interface subsystems.
For engineers reviewing the 74LV86D,118 datasheet, 74LV86D,118 pinout, 74LV86D,118 application, or 74LV86D,118 equivalent, key selection criteria include its wide 1.0–5.5 V operating range, TTL-level input compatibility at 2.7–3.6 V, −40 °C to +125 °C rating, SO14 package footprint, and functional equivalence to 74HC86/74HCT86 in low-voltage systems.
Technical Context
The 74LV86D,118 implements four independent XOR gates using silicon-gate CMOS technology optimized for low-voltage operation. Its input structure accepts TTL-compatible thresholds when VCC is between 2.7 V and 3.6 V, and it maintains rail-to-rail output swing across its full 1.0–5.5 V supply range.
Propagation delay varies with supply voltage: 11 ns typical at VCC = 3.3 V (CL = 15 pF), 13–19 ns max over −40 °C to +125 °C, and up to 24 ns at VCC = 2.0 V. Static characteristics include VIH = 2.0 V min and VIL = 0.8 V max at VCC = 3.3 V, ensuring robust noise margins in mixed-signal environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Quad 2-input XOR logic gate - enables parity checking, signal comparison, and controlled inversion in digital data paths. |
| Supply Voltage Range | 1.0 V to 5.5 V - supports direct interfacing with 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters. |
| Propagation Delay | 11 ns typical at VCC = 3.3 V, CL = 15 pF - ensures timing compliance in high-speed control loops and synchronous bus interfaces. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and outdoor embedded systems. |
| Input Compatibility | TTL-level inputs accepted at VCC = 2.7 V to 3.6 V - allows seamless integration with legacy 5 V TTL outputs while powered from 3.3 V rails. |
| ESD Protection | HBM > 2000 V, MM > 200 V - provides robust handling margin during PCB assembly and field service. |
| Output Drive | ±12 mA at VCC = 4.5 V - sufficient to drive multiple CMOS inputs or small capacitive loads without external buffering. |
Pinout & Package
74LV86D,118 is housed in an SO14 (plastic small outline package; 14 leads; body width 3.9 mm) per SOT108-1 standard, with gull-wing leads, 1.27 mm pitch, and JEDEC MS-012 compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A, 4A | Data input A | First input of each XOR gate; referenced to GND, accepts logic HIGH/LOW per VIH/VIL specs. |
| 1B, 2B, 3B, 4B | Data input B | Second input of each XOR gate; fully symmetrical with corresponding A input. |
| 1Y, 2Y, 3Y, 4Y | Data output Y | XOR result (A ⊕ B); rail-to-rail CMOS output capable of sourcing/sinking ≥6 mA at 3.0 V. |
| VCC | Supply voltage | Primary power pin; must be decoupled locally with 100 nF ceramic capacitor near pin 14. |
| GND | Ground reference | Return path for all inputs/outputs; connects to system ground plane to minimize ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range | 1.0 V to 5.5 V operation enables single-supply interoperability across multiple logic families and battery-powered designs. |
| TTL input compatibility | Accepts standard TTL output levels (0.8 V/2.0 V thresholds) at VCC = 2.7–3.6 V, eliminating need for external translators. |
| Low ground bounce | Typical < 0.8 V at VCC = 3.3 V, Tamb = 25 °C - reduces switching noise coupling into sensitive analog sections. |
| High noise immunity | VIH = 2.0 V min / VIL = 0.8 V max at VCC = 3.3 V yields >1.2 V noise margin for reliable operation in electrically noisy environments. |
| Thermal robustness | Rated for −40 °C to +125 °C ambient and 500 mW max power dissipation in SO14 package - suitable for extended-life industrial deployments. |
Applications
| Parity Generation | Signal Inversion Control |
|---|---|
Use Scenario: Generating odd/even parity bits for UART, SPI, or memory data buses to detect transmission errors. IC Role / Device Role / Timing Role: Combinational XOR gate performing bitwise modulo-2 addition across parallel data lines. Use Value: Enables real-time error detection with zero latency overhead and no clock dependency, leveraging 11 ns propagation at 3.3 V. |
Use Scenario: Selectively inverting digital control signals based on enable conditions in motor driver or display interface logic. IC Role / Device Role / Timing Role: Conditional inverter where one input acts as polarity control and the other carries the signal to invert. Use Value: Eliminates need for dedicated inverters or FPGA logic resources, reducing component count and layout complexity. |
| Data Comparison | Arithmetic Logic Unit (ALU) Auxiliary |
Use Scenario: Comparing two binary words for equality in microcontroller peripheral status registers or sensor calibration modules. IC Role / Device Role / Timing Role: Bitwise comparator stage feeding OR-tree logic to generate match/no-match flag. Use Value: Provides deterministic 13–19 ns worst-case comparison delay across −40 °C to +125 °C, supporting deterministic real-time response. |
Use Scenario: Implementing half-adder carry-out or sum functions in compact microcoded ALUs for programmable logic controllers. IC Role / Device Role / Timing Role: Core combinatorial element in arithmetic datapath, synchronized to system clock edges. Use Value: Delivers rail-to-rail output swing and ±12 mA drive at 4.5 V, ensuring clean signal integrity into downstream flip-flops or latches. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC86PW,118 | Lower ICC (max 10 µA vs. 40 µA), identical SO14 package, same 1.65–5.5 V range but not rated below 1.65 V. | Better suited for ultra-low-power battery management ICs where sub-1 V operation is unnecessary. | Select 74LVC86PW,118 when supply is ≥1.65 V and static current budget is <10 µA; retain 74LV86D,118 for 1.0–1.65 V operation or legacy 1.2 V systems. |
| SN74LV86ADR | TI variant in SOIC-14; identical electrical specs but different thermal derating (480 mW vs. 500 mW at 70 °C) and JEDEC MO-153 vs. MS-012 footprint. | Valid for drop-in replacement only if board layout accommodates TI's SOIC-14 mechanical tolerances and thermal profile. | Choose SN74LV86ADR only after verifying land pattern compatibility and thermal margin in high-density layouts; prefer 74LV86D,118 for guaranteed Nexperia SO14 (SOT108-1) compliance. |
Compared with 74LVC86PW,118, the 74LV86D,118 supports true 1.0 V operation critical for emerging ultra-low-voltage MCUs, while versus SN74LV86ADR, it guarantees Nexperia's SO14 mechanical and thermal specifications per SOT108-1, simplifying qualification in automotive and industrial programs.
Availability
74LV86D,118 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LV86D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, formed in 2017 from the former NXP Standard Products division, with focus on automotive, industrial, computing, consumer, and wearable markets.
The 74LV86D,118 belongs to Nexperia's LV (low-voltage) logic family, engineered for interoperability across mixed-voltage digital systems while maintaining industrial-grade reliability and extended temperature operation.
FAQ
What is the minimum supply voltage supported by the 74LV86D,118?
The 74LV86D,118 operates down to 1.0 V, as confirmed in Table 5 (Recommended Operating Conditions) of the datasheet. This enables direct use with 1.2 V core logic supplies and battery-powered systems where voltage may sag below 1.2 V during peak load. The 74LV86D,118 maintains defined logic thresholds and propagation delay performance even at this minimum VCC.
Is the 74LV86D,118 pin-compatible with 74HC86 or 74HCT86?
Yes, the 74LV86D,118 is explicitly stated in Section 1 (General Description) to be pin and function compatible with 74HC86 and 74HCT86. All 14 pins map identically: inputs (1A–4B), outputs (1Y–4Y), VCC, and GND occupy the same positions in SO14, allowing direct substitution in existing 74HC86/74HCT86 designs when operating within the 1.0–5.5 V range.
What is the maximum propagation delay of the 74LV86D,118 over its full temperature range?
The maximum propagation delay for the 74LV86D,118 is 24 ns under −40 °C to +125 °C conditions at VCC = 2.0 V and CL = 15 pF, per Table 7 (Dynamic Characteristics). At VCC = 3.0–3.6 V, the max delay is 19 ns over the same temperature range, making it suitable for sub-50 MHz synchronous logic applications.
Does the 74LV86D,118 support TTL-level inputs?
Yes, the 74LV86D,118 accepts TTL input levels when VCC is between 2.7 V and 3.6 V, as specified in Section 2 (Features) and Table 6 (Static Characteristics). At VCC = 3.3 V, VIH is guaranteed ≥2.0 V and VIL ≤0.8 V, matching standard TTL output thresholds (2.0 V/0.8 V), enabling direct connection to legacy 5 V TTL drivers.
What package type is used for the 74LV86D,118?
The 74LV86D,118 uses the SO14 package (plastic small outline package; 14 leads; body width 3.9 mm), identified as SOT108-1 in Nexperia's ordering information (Table 1). This JEDEC MS-012 compliant package features gull-wing leads, 1.27 mm pitch, and is optimized for surface-mount reflow assembly in high-volume manufacturing.
74LV86D,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1V ~ 5.5V
- Current - Quiescent (Max):
- 40 µA
- Current - Output High, Low:
- 12mA, 12mA
- Input Logic Level - Low:
- 0.3V ~ 0.8V
- Input Logic Level - High:
- 0.9V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 13ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74LV86D,118 FAQ
1.How can I place an order for 74LV86D,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV86D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV86D,118 reliable?
The price and inventory of 74LV86D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV86D,118 is usually 5 days.
3.What payment methods are accepted for 74LV86D,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV86D,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV86D,118?
74LV86D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV86D,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV86D,118?
For technical support, including 74LV86D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV86D,118 requirements.
6.How does Aetrix verify that 74LV86D,118 is sourced from the original manufacturer or authorized distributors?
All 74LV86D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV86D,118 meets industry standards.
7.What is the process for return or replacement of 74LV86D,118?
All 74LV86D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV86D,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV86D,118 part is unused and in its original packaging.
Return procedure for 74LV86D,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV86D,118 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

