My Inquiry
My Account
NXP Semiconductors 74LV86PW,112
- Part No.:
- 74LV86PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LV86PW,112.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,930
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LV86PW,112 from Nexperia is a low-voltage Si-gate CMOS quad 2-input exclusive-OR gate operating from 1.0 V to 5.5 V, delivering 11 ns typical propagation delay at 3.3 V with 15 pF load, and specified for −40 °C to +125 °C industrial temperature range. It performs logic-level XOR operations in digital signal routing, parity generation, and arithmetic circuits.
For engineers reviewing the 74LV86PW,112 datasheet, 74LV86PW,112 pinout, 74LV86PW,112 application, or 74LV86PW,112 equivalent, this page delivers verified electrical parameters, TSSOP14 package details, functional truth table alignment, and direct alternatives for low-voltage logic design validation and BOM optimization.
Technical Context
The 74LV86PW,112 implements four independent XOR gates using silicon-gate CMOS technology, enabling true two-input exclusive-OR logic per gate with full rail-to-rail input compatibility across its 1.0 V–5.5 V supply range. Its architecture supports TTL-level inputs when VCC is between 2.7 V and 3.6 V, ensuring interoperability with legacy logic families.
Designed for noise-sensitive environments, it features typical output ground bounce under 0.8 V at 3.3 V and 25 °C, and VOH undershoot exceeding 2 V under same conditions-critical for maintaining signal integrity in high-speed digital interfaces and mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input XOR gate - enables four independent bit-wise exclusive-OR operations per device, used in error detection, adder carry logic, and data comparison. |
| Supply Voltage Range | 1.0 V to 5.5 V - supports single-supply operation across battery-powered (1.8 V), 3.3 V embedded, and 5 V legacy systems without level shifters. |
| Propagation Delay | 11 ns typical (VCC = 3.3 V, CL = 15 pF) - ensures timing compliance in sub-20 ns clock domains for microcontroller peripheral interfacing and FPGA glue logic. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O, and high-reliability power supply control circuits. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V (at VCC = 2.7–3.6 V) - provides robust noise margin against crosstalk and supply ripple in noisy PCB environments. |
| ESD Protection | HBM > 2000 V, MM > 200 V - meets IEC 61000-4-2 Level 2 requirements for handling and board assembly without special ESD precautions. |
| Power Dissipation | 500 mW max (TSSOP14 package) - allows sustained operation in compact surface-mount layouts with minimal thermal derating up to 70 °C ambient. |
Pinout & Package
TSSOP14 package: plastic thin shrink small outline, 14 leads, body width 4.4 mm, 0.65 mm lead pitch, exposed pad not electrically connected (die attach only).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | First XOR gate input A - accepts standard CMOS or TTL-compatible logic levels depending on VCC. |
| 2 | 1B | First XOR gate input B - paired with 1A to generate exclusive-OR output at pin 3. |
| 3 | 1Y | First XOR gate output - drives downstream logic with rail-swing capability (VOH/VOL defined per load and VCC). |
| 4 | 2A | Second XOR gate input A - electrically isolated from other gates; shares no internal coupling. |
| 5 | 2B | Second XOR gate input B - complements 2A to produce 2Y at pin 6. |
| 6 | 2Y | Second XOR gate output - capable of sourcing/sinking ±6 mA at 3.0 V, supporting fan-out of 10 LS-TTL loads. |
| 7 | GND | Ground reference - must be low-impedance connection; all internal logic and output stages referenced to this node. |
| 8 | 3Y | Third XOR gate output - positioned adjacent to GND for minimized ground loop in layout. |
| 9 | 3A | Third XOR gate input A - placed opposite 3Y to simplify trace routing in dense PCB designs. |
| 10 | 3B | Third XOR gate input B - completes third XOR function with 3A and 3Y. |
| 11 | 4Y | Fourth XOR gate output - last output pin before VCC; enables sequential gate chaining. |
| 12 | 4A | Fourth XOR gate input A - located near VCC to reduce supply noise coupling into sensitive inputs. |
| 13 | 4B | Fourth XOR gate input B - final input pin; completes quad functionality with 4A and 4Y. |
| 14 | VCC | Positive supply - must be decoupled with 100 nF ceramic capacitor within 5 mm of pin for stable high-speed switching. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply voltage range | 1.0 V to 5.5 V operation enables single-device support across 1.8 V, 2.5 V, 3.3 V, and 5 V system rails without redesign. |
| TTL input compatibility | Accepts TTL logic levels when VCC = 2.7 V to 3.6 V - eliminates need for external level translators in mixed-family designs. |
| Low ground bounce | Typical < 0.8 V at VCC = 3.3 V and 25 °C - reduces simultaneous switching noise that could corrupt adjacent signals or cause false triggering. |
| High ESD immunity | HBM > 2000 V and MM > 200 V - ensures reliability during automated assembly and field handling without added protection circuitry. |
| Extended temperature grade | −40 °C to +125 °C operation - validated for use in engine control units, motor drives, and industrial automation where ambient exceeds 85 °C. |
Applications
| Parity Generation | Data Comparison |
|---|---|
|
Use Scenario: Detecting odd/even bit count in serial communication frames or memory word access paths. IC Role / Device Role / Timing Role: 74LV86PW,112 performs real-time XOR summation across multiple bits to generate parity flag with sub-12 ns latency. Use Value: Enables hardware-accelerated error detection in UART, SPI, and SRAM controllers without CPU overhead or timing penalty. |
Use Scenario: Comparing two 4-bit binary words for equality in microcontroller-based instrumentation. IC Role / Device Role / Timing Role: Each XOR gate compares one bit pair; outputs fed to NAND tree to assert mismatch signal. Use Value: Delivers deterministic 11 ns worst-case comparison time at 3.3 V, faster than software polling and immune to interrupt latency. |
| Arithmetic Logic Unit (ALU) | Signal Modulation |
|
Use Scenario: Implementing half-adder carry and sum functions in discrete ALU designs for educational or legacy systems. IC Role / Device Role / Timing Role: 74LV86PW,112 computes sum (A ⊕ B) while external AND gates generate carry - core building block for ripple-carry addition. Use Value: Provides predictable 11 ns propagation delay per bit stage, enabling accurate timing budgeting for multi-bit adder chains. |
Use Scenario: Generating BPSK (Binary Phase Shift Keying) carrier modulation in low-cost RF transmitters. IC Role / Device Role / Timing Role: 74LV86PW,112 XORs baseband data stream with carrier square wave to invert phase on logical '1' transitions. Use Value: Supports clean 10+ MHz carrier modulation due to fast edge rates and low output skew between gates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC86APWR | Lower ICC (max 10 µA vs. 40 µA), identical 1.65–5.5 V range, same TSSOP14 footprint but different pinout (VCC/GND swapped). | Preferred for ultra-low-power battery systems; requires PCB layout revision due to non-identical pin mapping. | Select SN74LVC86APWR only if power budget is < 5 µA per gate and board redesign is acceptable. |
| 74AHC86PW,118 | Higher speed (6.5 ns typ. at 5 V), wider VCC range (2–5.5 V), but no 1.0–2.0 V operation; same TSSOP14 mechanical dimensions. | Better suited for 5 V high-speed interfaces (e.g., legacy PCI, video sync), not for sub-2 V portable devices. | Choose 74AHC86PW,118 when system operates strictly at 3.3 V or 5 V and requires < 7 ns propagation delay. |
Compared with SN74LVC86APWR and 74AHC86PW,118, the 74LV86PW,112 uniquely supports 1.0 V operation and maintains pin compatibility with legacy 74HC86/74HCT86 designs-making it optimal for voltage-scalable upgrades and drop-in replacements in existing 3.3 V industrial controls.
Availability
74LV86PW,112 is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and consumer appliance logic requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LV86PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, spun off from NXP in 2017 and focused on high-volume, high-reliability components for automotive, industrial, and computing markets.
The 74LV86PW,112 belongs to Nexperia's LV logic family, engineered specifically for low-voltage interoperability and robust performance in harsh thermal and electrical environments.
FAQ
What is the minimum supply voltage supported by the 74LV86PW,112?
The 74LV86PW,112 supports operation down to 1.0 V, with static characteristics guaranteed across 1.2 V to 5.5 V and functional behavior confirmed at 1.0 V when inputs are driven to GND or VCC. This enables use in energy-harvesting and single-cell Li-ion systems where rail voltage drops below 1.2 V.
Is the 74LV86PW,112 pin-compatible with the 74HC86 and 74HCT86?
Yes, the 74LV86PW,112 is explicitly stated as pin and function compatible with both 74HC86 and 74HCT86. Its TSSOP14 pinout matches the industry-standard 14-pin XOR layout, allowing direct replacement in existing designs without PCB modification-provided VCC remains within the LV device's 1.0–5.5 V range.
Does the 74LV86PW,112 require external pull-up or pull-down resistors on unused inputs?
No, unused inputs on the 74LV86PW,112 must be tied to VCC or GND-floating inputs are prohibited. The device has no internal termination; leaving inputs unconnected risks increased ICC, noise susceptibility, and potential oscillation due to undefined logic states at CMOS gate thresholds.
What is the maximum output current drive capability of the 74LV86PW,112 at 3.3 V?
At VCC = 3.3 V, the 74LV86PW,112 can source up to 6 mA (VOH ≥ 2.4 V) and sink up to 6 mA (VOL ≤ 0.4 V) per output, as specified in the static characteristics table. This supports direct driving of LED indicators, small logic loads, or input stages of subsequent 74LV-series ICs without buffer amplification.
Can the 74LV86PW,112 operate reliably at 125 °C ambient temperature?
Yes, the 74LV86PW,112 is fully specified and tested for continuous operation from −40 °C to +125 °C. Its recommended operating conditions, limiting values, and dynamic characteristics tables all include data points validated at +125 °C, confirming suitability for under-hood automotive and high-temperature industrial applications.
74LV86PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LV
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1V ~ 5.5V
- Current - Quiescent (Max):
- 40 µA
- Current - Output High, Low:
- 12mA, 12mA
- Input Logic Level - Low:
- 0.3V ~ 0.8V
- Input Logic Level - High:
- 0.9V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 13ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74LV86PW,112 FAQ
1.How can I place an order for 74LV86PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LV86PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LV86PW,112 reliable?
The price and inventory of 74LV86PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LV86PW,112 is usually 5 days.
3.What payment methods are accepted for 74LV86PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LV86PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LV86PW,112?
74LV86PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LV86PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LV86PW,112?
For technical support, including 74LV86PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LV86PW,112 requirements.
6.How does Aetrix verify that 74LV86PW,112 is sourced from the original manufacturer or authorized distributors?
All 74LV86PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LV86PW,112 meets industry standards.
7.What is the process for return or replacement of 74LV86PW,112?
All 74LV86PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LV86PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LV86PW,112 part is unused and in its original packaging.
Return procedure for 74LV86PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LV86PW,112 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
