Nexperia USA Inc. 74LVC02ADB,118
- Part No.:
- 74LVC02ADB,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74LVC02ADB,118.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,307
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC02ADB,118 from Nexperia is a quad 2-input NOR gate logic IC designed for level translation between 3.3 V and 5 V systems, featuring Schmitt-trigger inputs for noise immunity, 1.2 V to 3.6 V supply operation, and -40 °C to +125 °C temperature range. It delivers propagation delay as low as 2.2 ns at 3.0–3.6 V and supports 24 mA output drive capability.
For engineers reviewing the 74LVC02ADB,118 datasheet, 74LVC02ADB,118 pinout, 74LVC02ADB,118 application, or 74LVC02ADB,118 equivalent, this device is selected for mixed-voltage digital interfacing, bus arbitration, and reset signal conditioning in industrial control, embedded peripherals, and FPGA I/O bridging where input hysteresis and rail-to-rail compatibility are critical.
Technical Context
This device implements four independent 2-input NOR gates with CMOS architecture, enabling rail-to-rail logic-level translation across 1.2–3.6 V supplies while tolerating up to 5.5 V on inputs. Its Schmitt-trigger inputs provide ≥0.3 V hysteresis, improving noise margin against slow-rising signals in noisy environments.
Each gate exhibits matched propagation delays (tpd ≤ 5.5 ns max at VCC = 3.0–3.6 V) and low output skew (tsk(o) ≤ 1.5 ns), ensuring timing coherence across all four channels. Input leakage remains ≤ ±20 μA at 3.6 V supply and 5.5 V input, supporting reliable high-impedance interface monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR gate - provides four independent OR-NOT functions for combinational logic synthesis. |
| Supply Voltage Range | 1.2 V to 3.6 V - enables direct integration into low-voltage microcontroller I/O domains without level shifters. |
| Input Voltage Tolerance | Up to 5.5 V - allows safe connection to legacy 5 V TTL outputs without external clamping diodes. |
| Propagation Delay | 2.2 ns typical at VCC = 3.3 V - supports >100 MHz toggle rates in synchronous control paths. |
| Output Drive | ±24 mA at VCC = 3.0 V - sufficient to drive multiple LVC/LVT inputs or small capacitive loads (<30 pF). |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood industrial and extended-range embedded applications. |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets JEDEC JS-001/JS-002 Class 2/C3 for robust board-level handling. |
Pinout & Package
74LVC02ADB,118 uses the SOT337-1 (SSOP14) package: plastic shrink small outline package, 14 leads, body width 5.3 mm, pitch 0.65 mm. Pin 1 index located at top-left corner with notch marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1Y, 2Y, 3Y, 4Y | Active-low NOR outputs - each sinks or sources current per gate truth table; compatible with LVC/LVT fanout rules. |
| 2, 5, 8, 11 | 1A, 2A, 3A, 4A | First data inputs - Schmitt-triggered; accept 0–5.5 V swing regardless of VCC setting. |
| 3, 6, 9, 12 | 1B, 2B, 3B, 4B | Second data inputs - identical Schmitt-trigger behavior; enable dual-input logic gating per channel. |
| 7 | GND | Ground reference - must be connected to system 0 V plane; decoupling capacitor recommended near pin. |
| 14 | VCC | Primary supply - powers all four gates; requires local 100 nF ceramic bypass capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Provides ≥0.3 V hysteresis per input, rejecting noise on slow-rising clock or sensor signals without external RC filtering. |
| Overvoltage-tolerant inputs | Accepts 0–5.5 V input levels independent of VCC (1.2–3.6 V), eliminating need for discrete level translators in mixed-voltage buses. |
| Wide supply range | Operates from 1.2 V (ultra-low-power MCU domains) to 3.6 V (standard LVC interface rails), reducing BOM count across voltage tiers. |
| Low dynamic power | CPD = 8.5 pF at 3.3 V - limits switching power to <10 μW/MHz per gate, suitable for battery-powered logic sequencing. |
| JEDEC-compliant interfaces | Meets JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) - ensures interoperability with industry-standard logic families. |
Applications
| Industrial PLC I/O Expansion | FPGA Configuration Bus Control |
|---|---|
|
Use Scenario: Isolating and conditioning digital status signals from 24 V field sensors before routing to 3.3 V FPGA configuration pins. IC Role / Device Role / Timing Role: NOR gate acts as active-low enable translator and noise filter, converting open-collector sensor outputs into clean, hysteresis-stabilized logic levels. Use Value: Eliminates external Schmitt buffers and level shifters, reducing component count by two per channel while maintaining >2 kV ESD robustness. |
Use Scenario: Managing multi-source reset assertion during FPGA startup, where multiple subsystems must hold reset until all power rails stabilize. IC Role / Device Role / Timing Role: Four NOR gates implement wired-OR reset aggregation with precise timing alignment across all four channels. Use Value: Ensures sub-2 ns inter-output skew guarantees simultaneous deassertion of global reset, preventing metastability in clock domain crossing logic. |
| USB Peripheral Power Sequencing | Automotive Body Control Module Logic |
|
Use Scenario: Coordinating USB VBUS detection, enumeration readiness, and peripheral enable signals in portable docking stations. IC Role / Device Role / Timing Role: NOR gates generate synchronized enable/disable strobes based on VBUS presence and host handshake status. Use Value: Leverages 5.5 V input tolerance to directly read USB 5 V lines without resistive dividers, preserving signal integrity and reducing layout area. |
Use Scenario: Implementing door-lock arbitration logic in non-safety-critical body electronics, where multiple switches and controllers share lock/unlock commands. IC Role / Device Role / Timing Role: Performs priority-based NOR logic on switch inputs and CAN message acknowledgments to resolve command conflicts. Use Value: Operates reliably across -40 °C to +125 °C ambient without derating, meeting AEC-Q100 Grade 2 thermal requirements for under-dash modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC02APWR | Same logic function and 1.65–3.6 V supply range, but uses TSSOP14 (SOT402-1) package with 4.4 mm body width and 0.65 mm pitch. | Lacks 5.5 V input overvoltage tolerance; rated only to VCC + 0.3 V on inputs - requires external clamping for 5 V signal interfacing. | Select when board space is constrained and all driving sources are strictly 3.3 V; avoid in mixed-voltage systems. |
| 74AHC02PW,118 | Higher VCC range (2–5.5 V), no Schmitt inputs, and faster tpd (1.7 ns typ), but input tolerance limited to VCC + 0.3 V. | Not suitable for translating 5 V signals into 3.3 V domains; requires separate level-shifting circuitry for cross-voltage operation. | Prefer for pure 5 V or 3.3 V systems demanding minimal propagation delay; not a drop-in replacement for 74LVC02ADB,118's translation role. |
Compared with SN74LVC02APWR and 74AHC02PW,118, the 74LVC02ADB,118 uniquely combines 5.5 V input tolerance, Schmitt-trigger noise immunity, and 1.2 V minimum supply - making it the only option among the three capable of single-chip 3.3 V ↔ 5 V bidirectional translation without external components.
Availability
74LVC02ADB,118 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, FPGA configuration bus control, USB peripheral power sequencing, and automotive body control module logic requiring stable component supply across extended temperature ranges.
Supply support for 74LVC02ADB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading Dutch semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with core expertise in energy-efficient and reliable standard products.
The 74LVC02A series belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, engineered specifically for mixed-voltage digital interfacing, level translation, and noise-immune signal conditioning in industrial and embedded systems.
FAQ
What is the maximum input voltage the 74LVC02ADB,118 can tolerate?
The 74LVC02ADB,118 accepts input voltages up to 5.5 V regardless of VCC setting - a key feature enabling direct interfacing with 5 V TTL outputs in mixed-voltage systems. This overvoltage tolerance is guaranteed per JEDEC JESD78 and does not require external clamping diodes or resistors.
Does the 74LVC02ADB,118 require external pull-up or pull-down resistors on unused inputs?
No - all inputs feature integrated Schmitt-trigger circuitry with defined thresholds and hysteresis, eliminating floating input states. Unused inputs should be tied HIGH or LOW directly to VCC or GND; no external resistors are needed for stability or noise immunity.
Can the 74LVC02ADB,118 operate at 1.2 V supply while driving a 30 pF load?
Yes - the device is fully specified down to 1.2 V supply, with propagation delay of 14 ns (typical) and output drive capability maintained. At 1.2 V, VOL remains ≤0.12 V at 100 μA sink current, ensuring valid LOW-level signaling into standard LVC inputs with 30 pF loading.
Is the SOT337-1 (SSOP14) package of 74LVC02ADB,118 RoHS compliant and lead-free?
Yes - the 74LVC02ADB,118 uses a lead-free, halogen-free, RoHS-compliant SOT337-1 package per Nexperia's product compliance documentation. The device meets EU RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level MSL3.
74LVC02ADB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 14-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.2V ~ 3.6V
- Current - Quiescent (Max):
- 40 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.12V ~ 0.8V
- Input Logic Level - High:
- 1.08V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 4.4ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SSOP
74LVC02ADB,118 FAQ
1.How can I place an order for 74LVC02ADB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC02ADB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC02ADB,118 reliable?
The price and inventory of 74LVC02ADB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC02ADB,118 is usually 5 days.
3.What payment methods are accepted for 74LVC02ADB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC02ADB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC02ADB,118?
74LVC02ADB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC02ADB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC02ADB,118?
For technical support, including 74LVC02ADB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC02ADB,118 requirements.
6.How does Aetrix verify that 74LVC02ADB,118 is sourced from the original manufacturer or authorized distributors?
All 74LVC02ADB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC02ADB,118 meets industry standards.
7.What is the process for return or replacement of 74LVC02ADB,118?
All 74LVC02ADB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC02ADB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC02ADB,118 part is unused and in its original packaging.
Return procedure for 74LVC02ADB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC02ADB,118 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

