Nexperia USA Inc. 74LVC125AD,118
- Part No.:
- 74LVC125AD,118
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74LVC125AD,118.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:91,551
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC125AD,118 from Nexperia is a quad 3-state buffer/line driver with 5 V tolerant inputs and outputs, operating from 1.2 V to 3.6 V supply, featuring Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and -40 °C to +125 °C temperature rating - used in mixed-voltage level translation between 3.3 V logic and legacy 5 V peripherals in industrial I/O modules.
For engineers reviewing the 74LVC125AD,118 datasheet, 74LVC125AD,118 pinout, 74LVC125AD,118 application, or 74LVC125AD,118 equivalent, key selection criteria include 5.5 V input overvoltage tolerance, 2.5 ns typical propagation delay at 3.3 V, IOFF-enabled bus isolation during power sequencing, and SO14 (SOT108-1) package compatibility with legacy PCB footprints.
Technical Context
This device implements four independent non-inverting buffers, each with active-low 3-state enable (nOE), enabling selective bus driving without contention. All inputs incorporate Schmitt-trigger action, supporting slow-rising signals up to 20 ns/V at 2.3–2.7 V VCC and 10 ns/V at 2.7–3.6 V.
The IOFF circuit ensures output disable and leakage current ≤ ±10 μA when VCC = 0 V and inputs/outputs driven to 5.5 V - critical for hot-swap and multi-rail power sequencing. Input voltage range spans -0.5 V to 5.5 V regardless of VCC, enabling robust interfacing across voltage domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.2 V to 3.6 V - supports ultra-low-power microcontroller I/O domains and standard 3.3 V systems |
| Input Tolerance | Up to 5.5 V - enables direct connection to 5 V TTL/CMOS without external level-shifting components |
| Propagation Delay | Typ. 2.5 ns at VCC = 3.3 V - ensures timing integrity in high-speed digital control buses |
| IOFF Leakage | ≤ ±10 μA at VCC = 0 V - prevents backfeed current during partial power-down or system sleep states |
| Operating Temp | -40 °C to +125 °C - qualified for under-hood automotive interface modules and industrial motor drives |
| ESD Rating | HBM > 2000 V, CDM > 1000 V - meets industrial-grade robustness requirements per JS-001/JS-002 |
| Output Drive | ±24 mA at VCC = 3.0 V - sufficient to drive 50 pF loads with <6 ns transition times in real-world PCB traces |
Pinout & Package
74LVC125AD,118 uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, JEDEC MS-012 compliant, with gull-wing leads and pin 1 index marker.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | nOE (active-low enable) | Independent 3-state control per buffer; HIGH forces high-impedance output to prevent bus contention |
| 2, 5, 9, 12 | nA (data input) | Non-inverting input with Schmitt-trigger threshold; accepts 0–5.5 V regardless of VCC |
| 3, 6, 8, 11 | nY (data output) | Buffered non-inverting output; 5 V tolerant, 24 mA sink/source capability |
| 7 | GND | Reference ground plane connection; required for IOFF and ESD path integrity |
| 14 | VCC | Core supply rail (1.2–3.6 V); powers internal logic and output drivers; decoupling essential near pin |
Key Features
| Feature | Design Value |
|---|---|
| 5 V tolerant I/O | Inputs and outputs withstand 5.5 V while powered from 1.2–3.6 V - eliminates discrete level shifters in mixed-voltage designs |
| IOFF partial power-down | Outputs automatically enter high-Z and block current flow when VCC = 0 V - enables safe hot-plug operation in modular systems |
| Schmitt-trigger inputs | Hysteresis ≥ 0.3 V at 3.3 V - rejects noise on long traces or slow-switching sensors without external RC filtering |
| Wide temp range | Specified from -40 °C to +125 °C - validated for engine control units, PLC backplanes, and outdoor telecom equipment |
| Low dynamic power | CPD = 12.4 pF at 3.3 V - reduces switching power by >40% vs. older LVT families at same frequency and load |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
|
Use Scenario: Isolating microcontroller GPIOs from 5 V sensor inputs and relay drivers in DIN-rail mounted controllers. IC Role / Device Role: Level-translating buffer enabling bidirectional signal conditioning between 3.3 V MCU and legacy 5 V field devices. Use Value: Eliminates need for four discrete level shifters; IOFF prevents backfeed during firmware update resets. |
Use Scenario: Driving LIN bus transceiver enable lines and reading door lock switch status in BCM sub-assemblies. IC Role / Device Role: Quad buffer providing noise-immune signal routing between 3.3 V SoC and 5 V analog front-end ICs. Use Value: Schmitt-trigger inputs reject EMI from window motors; 125 °C rating ensures reliability near HVAC ducts. |
| Test Equipment Digital Pattern Generator | Medical Diagnostic Interface Board |
|
Use Scenario: Generating synchronized 5 V logic patterns from FPGA-based pattern memory while maintaining 3.3 V core voltage. IC Role / Device Role: Output stage buffer translating FPGA I/O to 5 V TTL-compatible test vectors with precise timing. Use Value: 2.5 ns tpd ensures <1 ns skew across four channels - critical for setup/hold compliance in JTAG boundary scan. |
Use Scenario: Interfacing low-power ARM Cortex-M4 ADC/DAC peripherals with 5 V patient monitor display controllers. IC Role / Device Role: Bidirectional voltage translator isolating safety-critical analog subsystems from digital control planes. Use Value: IOFF and <20 μA leakage guarantee no fault current paths during emergency power-down sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC125APWR | TI version in TSSOP14 (SOT402-1); identical electrical specs but 0.65 mm pitch and 4.4 mm width | Requires PCB redesign due to different footprint and thermal profile; lower RθJA than SO14 | Select if board space is constrained and thermal performance > mechanical compatibility |
| 74LVC125ABQ,115 | Nexperia DHVQFN14 (SOT762-1); same die, 2.5 × 3 mm body, exposed thermal pad, 0.5 mm pitch | Superior thermal dissipation (Ptot = 500 mW) but requires reflow profile validation and X-ray inspection | Select for high-density, thermally demanding applications where SO14 thermal limits are exceeded |
Compared with SN74LVC125APWR and 74LVC125ABQ,115, the 74LVC125AD,118 offers drop-in replacement capability on legacy SO14 layouts, simplified assembly, and proven field reliability in vibration-prone industrial enclosures - making it optimal for cost-sensitive, volume-manufactured control hardware.
Availability
74LVC125AD,118 is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, automated test equipment, and medical diagnostic interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC125AD,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions - delivering energy-efficient, robust components for automotive, industrial, and consumer markets.
The 74LVC125A series belongs to Nexperia's advanced LVC logic family, designed specifically for low-voltage mixed-signal interfacing with emphasis on voltage translation, bus isolation, and power-aware operation in resource-constrained embedded systems.
FAQ
Can 74LVC125AD,118 operate with VCC = 1.2 V while driving 5 V-tolerant loads?
Yes - the device is fully specified down to 1.2 V VCC and maintains 5.5 V input/output tolerance across its entire supply range. At 1.2 V, VOH is guaranteed ≥1.08 V and VOL ≤0.12 V, sufficient to drive CMOS inputs of higher-voltage devices via pull-up resistors or compatible receivers. Propagation delay increases to 12 ns, but functional interoperability remains intact.
Does the SO14 package (SOT108-1) support reflow soldering per IPC-J-STD-020?
Yes - the 74LVC125AD,118 in SO14 packaging is rated for standard lead-free reflow profiles (peak 260 °C, 20–40 sec above 217 °C). Its moisture sensitivity level (MSL) is 1, meaning unlimited floor life at ≤30 °C/60% RH. No pre-bake is required prior to assembly, simplifying manufacturing logistics.
How does IOFF behavior differ from standard high-impedance state?
IOFF actively disables output drivers and blocks current flow even when VCC = 0 V and inputs/outputs are biased to 5.5 V - preventing damaging backfeed through parasitic diodes. Standard 3-state only disables drivers while VCC is powered; IOFF adds fail-safe isolation during power sequencing, hot-swap events, or brown-out conditions.
Is Schmitt-trigger input hysteresis adjustable or fixed?
Hysteresis is fixed and process-defined: typically 0.3 V at VCC = 3.3 V, scaling proportionally with supply voltage. It is not user-adjustable but provides consistent noise margin across temperature (-40 °C to +125 °C) and voltage (1.2–3.6 V), eliminating need for external hysteresis components in sensor interface applications.
74LVC125AD,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74LVC125AD,118 FAQ
1.How can I place an order for 74LVC125AD,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC125AD,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC125AD,118 reliable?
The price and inventory of 74LVC125AD,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC125AD,118 is usually 5 days.
3.What payment methods are accepted for 74LVC125AD,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC125AD,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC125AD,118?
74LVC125AD,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC125AD,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC125AD,118?
For technical support, including 74LVC125AD,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC125AD,118 requirements.
6.How does Aetrix verify that 74LVC125AD,118 is sourced from the original manufacturer or authorized distributors?
All 74LVC125AD,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC125AD,118 meets industry standards.
7.What is the process for return or replacement of 74LVC125AD,118?
All 74LVC125AD,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC125AD,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC125AD,118 part is unused and in its original packaging.
Return procedure for 74LVC125AD,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC125AD,118 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

