My Inquiry
My Account
Nexperia USA Inc. 74LVC126APW,118
- Part No.:
- 74LVC126APW,118
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LVC126APW,118.pdf
- Description:
- IC BUF NON-INVERT 3.6V 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC126APW,118 from Nexperia is a quad 3-state buffer/line driver with 5 V tolerant inputs and outputs, operating from 1.2 V to 3.6 V supply, supporting mixed-voltage translation between 3.3 V and 5 V systems, featuring Schmitt-trigger inputs for noise immunity and IOFF partial power-down protection. It is used in bus interface, level-shifting, and signal routing applications in industrial control and embedded peripherals.
For engineers reviewing the 74LVC126APW,118 datasheet, 74LVC126APW,118 pinout, 74LVC126APW,118 application, or 74LVC126APW,118 equivalent, key selection criteria include 5 V tolerance on all I/O pins, guaranteed operation down to 1.2 V supply, -40 °C to +125 °C temperature range, TSSOP14 package footprint, and IOFF-enabled safe power sequencing in hot-swap or partial-power-down systems.
Technical Context
The device implements four independent non-inverting buffers, each with an active-HIGH output enable (nOE) controlling high-impedance (Z) state on the corresponding output (nY). Schmitt-trigger inputs provide hysteresis (typ. 0.3 V at VCC = 3.3 V), enabling robust operation with slow-rising signals from microcontrollers or legacy logic.
IOFF circuitry actively disables outputs when VCC = 0 V, blocking backflow current up to ±50 mA even when input/output pins are driven to 5.5 V - critical for system-level power sequencing and JTAG/boundary-scan interconnects where supply domains power up/down asynchronously.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage (VCC) | 1.2 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic families without level shifters. |
| I/O voltage tolerance | 0 V to 5.5 V - allows safe connection to 5 V buses while powered from 3.3 V or lower, eliminating external clamping diodes. |
| Propagation delay (tpd) | 1.0 ns to 6.0 ns (VCC = 3.0–3.6 V) - supports >100 MHz data rates in buffered address/data lines with tight timing margins. |
| IOFF leakage current | ±10 μA max at VCC = 0 V, VI/VO = 5.5 V - ensures <100 μW standby power in unpowered subsystems during partial shutdown. |
| Operating temperature | -40 °C to +125 °C - qualified for under-hood industrial and extended-temperature embedded applications without derating. |
| ESD protection | HBM >2000 V, CDM >1000 V - meets IEC 61000-4-2 Level 3 requirements for board-level ESD robustness. |
| Input hysteresis | Typ. 0.3 V at VCC = 3.3 V - rejects noise on long PCB traces or cables without external RC filtering. |
Pinout & Package
TSSOP14 plastic thin shrink small outline package (SOT402-1); 14-pin, 0.65 mm pitch, body width 4.4 mm, height 1.2 mm, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 (1OE–4OE) | Output enable input | Active-HIGH control per buffer; drives corresponding output (nY) to high-impedance when LOW. |
| 2, 5, 9, 12 (1A–4A) | Data input | Non-inverting input with Schmitt-trigger action; accepts 0–5.5 V regardless of VCC level. |
| 3, 6, 8, 11 (1Y–4Y) | Data output | 3-state CMOS output; sinks/source up to ±24 mA at VCC = 3.0 V; IOFF active when VCC = 0 V. |
| 7 | GND | Reference ground for all I/O and internal logic; must be low-impedance connection to minimize switching noise. |
| 14 | VCC | Core supply rail (1.2–3.6 V); decoupling capacitor (100 nF) required within 5 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| 5 V tolerant I/O | Inputs and outputs withstand 0–5.5 V continuously - enables direct interfacing with legacy 5 V peripherals without external translators. |
| IOFF partial power-down | Outputs automatically enter high-Z and block backflow current when VCC = 0 V - essential for hot-plug and multi-rail power sequencing. |
| Schmitt-trigger inputs | Input hysteresis ≥0.3 V at 3.3 V - eliminates need for external RC filters on noisy or slow-rising control lines (e.g., reset, enable). |
| Wide VCC range | Operates from 1.2 V to 3.6 V - supports ultra-low-power modes (1.2 V core) while maintaining full 5 V I/O compatibility. |
| JEDEC-compliant | Meets JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) - ensures interoperability across voltage-tiered logic families. |
Applications
| Industrial Bus Interface | Microcontroller GPIO Expansion |
|---|---|
|
Use Scenario: Isolating and driving RS-485 transceiver control lines and data paths in programmable logic controllers (PLCs) with mixed 3.3 V MCU and 5 V fieldbus voltage domains. IC Role / Device Role / Timing Role: Quad buffer provides direction-controlled signal routing between MCU GPIO and transceiver enable/data pins, with 3-state isolation during bus arbitration. Use Value: Eliminates discrete level shifters and reduces BOM count by 4×; IOFF prevents latch-up during controller reset sequences. |
Use Scenario: Expanding GPIO count on a 3.3 V ARM Cortex-M4 MCU to drive multiple 5 V sensors and actuators in smart factory edge nodes. IC Role / Device Role / Timing Role: Acts as bidirectional voltage translator and bus driver, with individual OE control enabling time-multiplexed sensor read/write cycles. Use Value: Enables direct 5 V peripheral control without dedicated level-shifter ICs; Schmitt inputs suppress EMI-induced glitches on long sensor cables. |
| Memory Address Latching | JTAG Boundary-Scan Interconnect |
|
Use Scenario: Buffering and latching address lines between a low-voltage SoC and parallel NOR flash memory operating at 5 V in automotive infotainment head units. IC Role / Device Role / Timing Role: Non-inverting buffer with fast tpd (≤4.7 ns at 3.3 V) ensures setup/hold timing compliance for 25 MHz address strobes. Use Value: Maintains signal integrity across 50 mm PCB traces; 5 V tolerance avoids overvoltage damage during flash programming sequences. |
Use Scenario: Interfacing JTAG TDI/TDO/TMS/TCK signals between a 1.8 V debug probe and multiple 3.3 V/5 V ASICs on a test board with staggered power-up. IC Role / Device Role / Timing Role: Provides isolated, 3-state controllable signal path with IOFF protection during partial power-down of target devices. Use Value: Prevents backfeed current into unpowered ASICs during boundary-scan initialization; eliminates risk of probe damage or false scan results. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC126APWR (TI) | Identical electrical specs and pinout; same 1.2–3.6 V VCC range, 5 V tolerant I/O, and IOFF support; slightly higher max tpd (6.5 ns vs. 6.0 ns at 3.3 V). | Qualified to AEC-Q100 Grade 2 (-40 °C to +105 °C) only; lacks official -40 °C to +125 °C rating for extended industrial use. | Select when TI supply chain preference or dual-sourcing is required; verify thermal derating for >105 °C ambient operation. |
| 74ALVC126PW,118 (Nexperia) | Higher speed: tpd ≤ 3.2 ns at 3.3 V; identical VCC range and I/O tolerance; no IOFF - outputs float (not actively disabled) when VCC = 0 V. | Not suitable for partial power-down systems; requires external pull-downs or isolation FETs to prevent backfeed in hot-swap scenarios. | Choose only for speed-critical designs where full power is always present; avoid in systems with dynamic rail sequencing or battery backup domains. |
Compared with SN74LVC126APWR, the 74LVC126APW,118 offers broader temperature qualification and tighter timing; versus 74ALVC126PW,118, it trades 2.5 ns speed for critical IOFF safety in multi-rail environments - making it the default choice for industrial and infrastructure applications requiring robust power sequencing.
Availability
74LVC126APW,118 is available at Aetrix Electronics and suitable for industrial automation, embedded computing, and communications equipment requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for 74LVC126APW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in industrial, automotive, and consumer applications.
The 74LVC126A belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, designed specifically for voltage translation and signal integrity preservation in mixed-supply digital systems with stringent power and thermal constraints.
FAQ
Can 74LVC126APW,118 safely interface a 3.3 V microcontroller with a 5 V LCD display module?
Yes. Its 5 V tolerant inputs and outputs allow direct connection without level shifters: drive the display's 5 V data/control lines from the MCU's 3.3 V GPIO, and accept 5 V status signals back. The device operates at 3.3 V VCC while tolerating 0–5.5 V on all pins, and its Schmitt-trigger inputs reject noise from display backlight switching.
Does 74LVC126APW,118 support hot-swap insertion into a live 5 V backplane?
No - hot-swap insertion is unsafe. While IOFF blocks backflow when VCC = 0 V, the device lacks built-in hot-swap protection (e.g., slew-rate limiting, fault reporting). Insertion while powered can cause supply rail droop or transient overcurrent. Use dedicated hot-swap controllers or sequenced power enable circuits before connecting.
What is the maximum capacitive load the outputs can drive while maintaining specified timing?
Per Nexperia's test conditions (Table 9), the device is characterized with 30 pF (VCC ≤ 2.7 V) or 50 pF (VCC ≥ 2.7 V) load capacitance. Driving >50 pF increases propagation delay nonlinearly and may violate setup/hold times; for >100 pF loads, add series termination or reduce trace length to maintain signal integrity.
Is the exposed thermal pad on the TSSOP14 package electrically connected?
No. The exposed pad in SOT402-1 (TSSOP14) is a mechanical thermal enhancement only - it has no electrical connection to GND or any internal node. It may be left floating or soldered to a non-connected copper pour for improved thermal dissipation; do not tie it to GND unless confirmed by package-specific documentation.
74LVC126APW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74LVC126APW,118 FAQ
1.How can I place an order for 74LVC126APW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC126APW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC126APW,118 reliable?
The price and inventory of 74LVC126APW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC126APW,118 is usually 5 days.
3.What payment methods are accepted for 74LVC126APW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC126APW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC126APW,118?
74LVC126APW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC126APW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC126APW,118?
For technical support, including 74LVC126APW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC126APW,118 requirements.
6.How does Aetrix verify that 74LVC126APW,118 is sourced from the original manufacturer or authorized distributors?
All 74LVC126APW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC126APW,118 meets industry standards.
7.What is the process for return or replacement of 74LVC126APW,118?
All 74LVC126APW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC126APW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC126APW,118 part is unused and in its original packaging.
Return procedure for 74LVC126APW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC126APW,118 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
