My Inquiry
My Account
Nexperia USA Inc. 74LVC1G04GW,125
- Part No.:
- 74LVC1G04GW,125
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74LVC1G04GW,125.pdf
- Description:
- IC INVERTER 1CH 1-INP 5TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:36,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G04GW,125 from Nexperia is a single CMOS inverter logic gate with Schmitt-trigger inputs, operating across 1.65 V to 5.5 V supply, delivering ±24 mA output drive at 3.0 V, and supporting partial power-down via IOFF circuitry. It enables level translation between 3.3 V and 5 V systems and tolerates slow input edges in industrial control and sensor interface circuits.
For engineers reviewing the 74LVC1G04GW,125 datasheet, 74LVC1G04GW,125 pinout, 74LVC1G04GW,125 application, or 74LVC1G04GW,125 equivalent, key selection criteria include its wide VCC range, IOFF-enabled power-down isolation, Schmitt-trigger noise immunity, and TSSOP5 packaging for space-constrained PCB layouts.
Technical Context
This device implements a single unbuffered inverting function with hysteresis on all inputs, enabling robust operation with slow-rising or noisy signals. Its IOFF feature actively disables outputs when VCC = 0 V, preventing backflow current during hot-insertion or mixed-voltage sequencing.
The logic is fully compliant with JEDEC standards JESD8-7, JESD8-5, JESD8C, and JESD36 across voltage bands, and supports operation from –40 °C to +125 °C with guaranteed propagation delays as low as 0.5 ns at 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables direct interface with both 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without external level shifters. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - Sufficient to directly drive multiple LVC/LVT inputs or small capacitive loads (≤30 pF) without buffering. |
| Propagation Delay | 0.5 ns (min) to 5.0 ns (max) at VCC = 4.5–5.5 V - Supports high-speed signal inversion in timing-critical paths such as clock conditioning or reset synchronization. |
| IOFF Leakage Current | ±2 μA max at VCC = 0 V - Ensures safe isolation during partial power-down, eliminating risk of backfeed into powered subsystems. |
| Input Hysteresis | Typical ΔV = 0.3 V to 0.9 V depending on VCC - Provides noise margins up to 900 mV, critical for reliable switching in motor control feedback or analog sensor digitization. |
| ESD Robustness | HBM > 2000 V, CDM > 1000 V - Meets IEC 61000-4-2 Level 3 requirements, reducing need for external protection in handheld and industrial edge nodes. |
| Operating Temperature | –40 °C to +125 °C - Qualified for under-hood automotive, industrial PLC, and outdoor telecom applications without derating. |
Pinout & Package
TSSOP5 (SOT353-1) package: plastic thin shrink small outline, 5-lead, 1.25 mm body width, lead pitch 0.65 mm, exposed pad not present, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| n.c. | No-connect terminal | Physically present but internally unconnected; must remain floating or grounded per layout best practice-no routing required. |
| VCC | Positive supply rail | Primary power input; requires local 100 nF ceramic decoupling within 3 mm to suppress switching noise and ensure stable logic thresholds. |
| A | Inverting logic input | Schmitt-trigger input with hysteresis; accepts TTL- and CMOS-level signals up to 5.5 V regardless of VCC, enabling mixed-voltage interfacing. |
| GND | Ground reference | Return path for supply and signals; must be connected to low-impedance system ground plane to maintain noise immunity and output integrity. |
| Y | Inverted logic output | Active-drive CMOS output; sinks or sources up to ±24 mA; output state is logical NOT of A, with propagation delay specified per VCC and load. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC operation | 1.65 V to 5.5 V supply range allows use across legacy 5 V microcontrollers, modern 1.8 V FPGAs, and intermediate 3.3 V peripherals without redesign. |
| IOFF partial power-down | Automatic output disable when VCC = 0 V prevents destructive back-current flow during board hot-swap or multi-rail sequencing failures. |
| Schmitt-trigger inputs | Input hysteresis eliminates chatter on slow or noisy signals-critical for debouncing mechanical switches or interpreting analog comparator outputs. |
| Overvoltage-tolerant inputs | Withstands 5.5 V input regardless of VCC setting, enabling safe connection to higher-voltage buses (e.g., 5 V I²C pull-ups) without external clamping diodes. |
Applications
| Industrial Sensor Interface | Automotive Body Control |
|---|---|
Use Scenario: Converting analog sensor outputs (e.g., thermistor-based temperature detection) into clean digital signals for MCU ADC trigger or interrupt generation. IC Role / Device Role / Timing Role: Signal conditioning inverter with Schmitt-trigger input ensures monotonic, bounce-free transitions despite slow RC-filtered sensor responses. Use Value: Eliminates need for external RC debounce networks or dedicated comparators, reducing BOM count and PCB area in compact sensor modules. | Use Scenario: Inverting wake-up signals from door latch sensors or seat occupancy detectors before feeding into CAN/LIN transceiver enable pins. IC Role / Device Role / Timing Role: Logic-level translator and polarity corrector ensuring compatibility between 5 V sensor outputs and 3.3 V transceiver control inputs. Use Value: Maintains signal integrity across voltage domains while meeting automotive AEC-Q100 Grade 1 thermal requirements (–40 °C to +125 °C). |
| Power Sequencing Monitor | IoT Edge Node Reset Management |
Use Scenario: Monitoring undervoltage lockout (UVLO) comparator outputs to generate active-low reset pulses for microcontroller power-on initialization. IC Role / Device Role / Timing Role: Inverter with IOFF ensures no current flows from powered reset line into unpowered MCU domain during brown-out recovery. Use Value: Guarantees fail-safe reset assertion during partial power loss, preventing corrupted firmware execution in industrial HMIs and programmable logic controllers. | Use Scenario: Inverting battery voltage monitor outputs to assert deep-sleep mode when charge falls below threshold in battery-powered asset trackers. IC Role / Device Role / Timing Role: Low-quiescent-current inverter (ICC ≤ 4 μA) providing deterministic logic inversion while minimizing standby power draw. Use Value: Extends battery life by enabling precise, low-power wake/sleep control without adding leakage paths or requiring active supervision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DBVR | TI part in SOT-23-5 package; identical VCC range and IOFF, but lacks Schmitt-trigger inputs and has higher typical propagation delay (5.5 ns vs 5.0 ns max). | Not suitable where input noise immunity or slow-edge tolerance is required; better for pure logic inversion in clean digital environments. | Select only if Schmitt-trigger behavior is unnecessary and SOT-23-5 footprint is mandatory. |
| 74AUP1G04GW,125 | Nexperia AUP variant in same TSSOP5 package; lower ICC (0.9 μA typ), wider temp range (–40 °C to +125 °C), but reduced drive strength (±4 mA at 3.0 V) and no IOFF. | Optimized for ultra-low-power always-on monitoring, not for driving moderate loads or hot-swap isolation. | Prefer for battery-backed real-time clocks or sensor wake logic where drive capability and power-down safety are secondary. |
Compared with SN74LVC1G04DBVR and 74AUP1G04GW,125, the 74LVC1G04GW,125 uniquely combines Schmitt-trigger noise immunity, IOFF isolation, and ±24 mA drive in a single TSSOP5 package-making it the only choice for mixed-voltage industrial interfaces requiring robust signal conditioning and safe power sequencing.
Availability
74LVC1G04GW,125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, power sequencing monitors, and IoT edge node reset management requiring stable component supply across extended temperature ranges.
Supply support for 74LVC1G04GW,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74LVC logic family delivers robust, low-power, mixed-voltage compatible standard logic devices optimized for signal integrity, power efficiency, and long-term supply stability in mission-critical embedded systems.
FAQ
Can 74LVC1G04GW,125 operate with 1.8 V supply and interface to 5 V inputs?
Yes. The device is fully specified from 1.65 V to 5.5 V supply and features overvoltage-tolerant inputs rated to 5.5 V regardless of VCC. At 1.8 V supply, VIH is 0.65 × VCC (1.17 V) and VIL is 0.35 × VCC (0.63 V), enabling reliable recognition of 5 V TTL/CMOS logic levels without external level-shifting components.
What is the purpose of the n.c. pin in the TSSOP5 package?
The n.c. (no-connect) pin is a physical terminal with no internal connection. It serves mechanical stability and thermal dissipation in the TSSOP5 package but must remain unconnected in the PCB layout. Routing traces to or placing vias on this pin may cause solder bridging or unintended parasitic coupling and is strictly prohibited per Nexperia's assembly guidelines.
How does IOFF protect the device during partial power-down?
When VCC drops to 0 V, the IOFF circuitry actively disables both output pull-up and pull-down FETs, presenting a high-impedance state (>10 MΩ) at Y. This prevents current from flowing back into the powered portion of the system through the output-critical for hot-plug connectors, modular backplanes, and multi-rail power architectures where subsystems power up/down asynchronously.
Is the 74LVC1G04GW,125 suitable for driving LED indicators directly?
No. While the device provides ±24 mA output drive at 3.0 V, its absolute maximum output current rating is ±50 mA per pin, and sustained LED drive introduces thermal stress beyond its 250 mW total power dissipation limit in TSSOP5. Dedicated LED drivers or current-limiting resistors ≥220 Ω (for 20 mA @ 3.3 V) are required to avoid exceeding SOA limits and ensure long-term reliability.
74LVC1G04GW,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- 0.58V ~ 1.65V
- Input Logic Level - High:
- 1.07V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74LVC1G04GW,125 FAQ
1.How can I place an order for 74LVC1G04GW,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G04GW,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G04GW,125 reliable?
The price and inventory of 74LVC1G04GW,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G04GW,125 is usually 5 days.
3.What payment methods are accepted for 74LVC1G04GW,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G04GW,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G04GW,125?
74LVC1G04GW,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G04GW,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G04GW,125?
For technical support, including 74LVC1G04GW,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G04GW,125 requirements.
6.How does Aetrix verify that 74LVC1G04GW,125 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G04GW,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G04GW,125 meets industry standards.
7.What is the process for return or replacement of 74LVC1G04GW,125?
All 74LVC1G04GW,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G04GW,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G04GW,125 part is unused and in its original packaging.
Return procedure for 74LVC1G04GW,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G04GW,125 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
