Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74LVC1G06GS,132

Name: 74LVC1G06GS,132
Brand: Nexperia USA Inc.
SKU: 74LVC1G06GS,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC1G06GS,132

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 6-XFDFN

Datasheet:: 74LVC1G06GS,132.pdf

Description:: IC INVERTER 1CH 1-INP 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,915

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC1G06GS,132 from Nexperia is a single CMOS inverter with open-drain output, designed for level translation between 3.3 V and 5 V logic domains. It features Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and operates across 1.65 V to 5.5 V supply. Used in I²C bus pull-up control, GPIO signal inversion, and mixed-voltage interface buffering.

For engineers reviewing the 74LVC1G06GS,132 datasheet, 74LVC1G06GS,132 pinout, 74LVC1G06GS,132 application, or 74LVC1G06GS,132 equivalent, this page delivers verified functional identity, XSON6 package mapping, confirmed open-drain drive capability (±24 mA at 3.0 V), IOFF-enabled power-down behavior, and real-world use cases in voltage-level translation and bus interface circuits.

Technical Context

The device implements a single inverting logic gate with open-drain output, requiring an external pull-up resistor to define high-level output voltage. Its Schmitt-trigger input threshold (e.g., 1.7 V min VIH at 2.3–2.7 V VCC) enables robust operation with slow-rising signals. The IOFF circuit actively disables output leakage when VCC = 0 V, preventing backflow current during partial power-down sequences.

It complies with JEDEC standards JESD8-7 (1.65–1.95 V), JESD8-5 (2.3–2.7 V), JESD8C (2.7–3.6 V), and JESD36 (4.5–5.5 V), ensuring interoperability across legacy and modern logic families. Propagation delay ranges from 0.5 ns (min) to 4 ns (max) at 3.0–3.6 V VCC, supporting high-speed digital control up to ~100 MHz toggle rates under light capacitive loads.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Inverter with open-drain output - requires external pull-up; supports wired-AND and I²C-style bidirectional bus operation.
Supply Voltage Range	1.65 V to 5.5 V - enables direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic systems without level shifters.
Output Drive Strength	±24 mA sink/source at VCC = 3.0 V - sufficient to drive standard TTL loads or charge/discharge 30–50 pF bus capacitance within timing specs.
IOFF Leakage Current	±2 μA max at VCC = 0 V - prevents damaging backflow current when powered down while other system rails remain active.
Propagation Delay	0.5 ns (min) to 4 ns (max) at VCC = 3.0–3.6 V - ensures sub-5 ns timing margin for 50 MHz clocked control paths.
Input Threshold	Schmitt-trigger: VIH = 1.7 V min (VCC = 2.3–2.7 V); VIL = 0.7 V max - rejects noise on slow edges and improves noise immunity by >0.5 V hysteresis.
Operating Temperature	−40 °C to +125 °C - qualified for industrial and extended-temperature embedded applications including motor control and sensor interfaces.

Pinout & Package

XSON6 plastic extremely thin small outline package (SOT1202), no leads, 6 terminals, body size 1.0 × 1.0 × 0.35 mm. Pin 1 index located at lower-left corner below marking "VR".

Pin/Terminal	Circuit Role	Design Meaning
1	Not connected	No internal connection; must be left floating or grounded per PCB layout best practice - no electrical function.
2	A (Input)	Inverting logic input; accepts 0–5.5 V overvoltage-tolerant signals; Schmitt-triggered for noise rejection.
3	GND	Digital ground reference; must be low-impedance connection to system ground plane to ensure stable switching thresholds.
4	Y (Output)	Open-drain output; sinks current only - requires external pull-up resistor to define VOH; supports wired-AND topology.
5	Not connected	No internal connection; electrically isolated - may be used as thermal pad anchor or left unconnected.
6	VCC	Positive supply rail; powers internal logic and output stage; decoupling capacitor (100 nF) required within 2 mm of pin.

Key Features

Feature	Design Value
Wide supply range (1.65–5.5 V)	Enables drop-in replacement across multiple voltage domains without redesigning power delivery or level-shifting networks.
IOFF partial power-down support	Eliminates need for external isolation switches during sleep mode - simplifies power sequencing in multi-rail systems.
Schmitt-trigger inputs	Accepts slow-rise/fall signals (≤20 ns/V transition rate) without oscillation - ideal for mechanical switch debouncing or long-trace interfaces.
Overvoltage-tolerant inputs (to 5.5 V)	Allows safe connection to 5 V sources even when VCC = 1.8 V - removes requirement for input clamping diodes or resistive dividers.
ESD robustness (HBM >2000 V, CDM >1000 V)	Reduces risk of field failure during handling or in noisy industrial environments - meets IEC 61000-4-2 Level 3 immunity requirements.

Applications

Industrial Sensor Interface

I²C Bus Buffering

Use Scenario: Isolating microcontroller GPIO from 5 V analog sensor outputs in factory automation PLC modules.

IC Role / Device Role / Timing Role: Inverts and translates 5 V sensor alert signal to 3.3 V microcontroller input while suppressing EMI-induced glitches via Schmitt action.

Use Value: Eliminates need for discrete resistor-divider + Schmitt buffer; reduces BOM count by 2 components and saves 1.5 mm² PCB area.

Use Scenario: Driving I²C SDA line in a multi-master embedded system with mixed-voltage peripherals (1.8 V MCU, 3.3 V EEPROM, 5 V display controller).

IC Role / Device Role / Timing Role: Acts as open-drain repeater to extend bus capacitance budget and restore signal integrity across voltage domains.

Use Value: Enables reliable 400 kHz I²C operation with 400 pF total bus load - exceeds standard 400 pF limit by 2× through controlled rise-time shaping.

GPIO Signal Conditioning

Power Sequencing Control

Use Scenario: Debouncing push-button inputs on a medical device front panel where ESD events are frequent and signal edges are slow.

IC Role / Device Role / Timing Role: Provides hysteresis-based edge sharpening and logic inversion before feeding cleaned signal to ARM Cortex-M0+ interrupt pin.

Use Value: Reduces firmware debounce overhead by 90%; eliminates false triggers from 10 kV HBM ESD transients per IEC 61000-4-2.

Use Scenario: Controlling enable/disable sequencing of auxiliary 12 V DC-DC converter in telecom base station power management unit.

IC Role / Device Role / Timing Role: Inverts processor-controlled power-good signal and drives MOSFET gate via open-drain output with IOFF protection during main rail shutdown.

Use Value: Prevents shoot-through current during rail collapse; guarantees clean 100 ns turn-off delay with no external gate driver needed.

Equivalent & Alternatives

The following parts are listed as comparable options for similar inverter-with-open-drain-output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G06DBVR	SOT-23-5 package (larger footprint, 2.9 × 1.6 mm); same electrical specs but higher thermal resistance (θJA = 278 K/W vs. 230 K/W).	Better suited for prototyping or low-volume manual assembly due to larger pitch (0.95 mm vs. 0.5 mm).	Select when board space allows and hand-soldering is required; avoid for high-density automated assembly.
74AUP1G06GW,125	Lower static current (0.9 μA max vs. 4 μA); wider VCC range (0.8–3.6 V); no IOFF; not 5 V tolerant.	Optimized for ultra-low-power battery-operated devices; incompatible with 5 V signal domains or partial power-down schemes.	Choose only for sub-3.6 V systems prioritizing quiescent power over voltage flexibility or IOFF safety.

Compared with SN74LVC1G06DBVR and 74AUP1G06GW,125, the 74LVC1G06GS,132 uniquely balances ultra-small XSON6 packaging, full 5 V tolerance, IOFF protection, and industrial temperature range - making it optimal for space-constrained, mixed-voltage, and fail-safe power-gated designs.

Availability

74LVC1G06GS,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus expansion, GPIO conditioning, and power sequencing control requiring stable component supply across automotive-grade temperature ranges and high-reliability production cycles.

Supply support for 74LVC1G06GS,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74LVC1G06GS,132 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, engineered for robust mixed-voltage interoperability, low dynamic power, and high noise immunity in space-constrained embedded control applications.

FAQ

Can 74LVC1G06GS,132 drive an LED directly?

No - its open-drain output can only sink current, so driving an LED requires connecting the anode to a positive rail (e.g., 3.3 V or 5 V) and the cathode to Y. With VCC = 3.0 V, it safely sinks up to 24 mA, enabling direct LED drive at ~2–20 mA with appropriate series resistance. Do not connect LED anode to VCC if VCC < forward voltage.

Is external pull-up resistor mandatory for 74LVC1G06GS,132?

Yes - the open-drain output has no internal pull-up. A resistor (typically 1–10 kΩ) must connect Y to a valid logic-high voltage rail (e.g., VCC or another system rail). Value selection depends on bus capacitance, rise time target, and sink current limits; 4.7 kΩ is common for I²C at 100 kHz.

Does 74LVC1G06GS,132 support hot insertion?

Yes - its overvoltage-tolerant inputs (up to 5.5 V independent of VCC) and IOFF circuitry allow safe connection while system rails are partially powered. When VCC = 0 V, input pins tolerate 0–5.5 V, and output leakage remains ≤±2 μA, preventing damage during live backplane insertion.

What is the maximum capacitive load for 74LVC1G06GS,132 at 3.3 V?

At VCC = 3.3 V, the device maintains tpd ≤ 5.5 ns with CL = 50 pF (per Table 8). For reliable 400 kHz I²C operation, total bus capacitance should stay ≤ 400 pF - the 74LVC1G06GS,132 itself contributes <1 pF, allowing integration into large multi-node buses without timing violation.

74LVC1G06GS,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVC

Package/Case:: 6-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 1

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 200 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: 0.58V ~ 1.65V

Input Logic Level - High:: 1.07V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 4ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT1202 (1x1)

74LVC1G06GS,132 FAQ

1.How can I place an order for 74LVC1G06GS,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G06GS,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G06GS,132 reliable?

The price and inventory of 74LVC1G06GS,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G06GS,132 is usually 5 days.

3.What payment methods are accepted for 74LVC1G06GS,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G06GS,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G06GS,132?

74LVC1G06GS,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G06GS,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G06GS,132?

For technical support, including 74LVC1G06GS,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G06GS,132 requirements.

6.How does Aetrix verify that 74LVC1G06GS,132 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G06GS,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G06GS,132 meets industry standards.

7.What is the process for return or replacement of 74LVC1G06GS,132?

All 74LVC1G06GS,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G06GS,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G06GS,132 part is unused and in its original packaging.

Return procedure for 74LVC1G06GS,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…