Texas Instruments 74LVC1G123DCTRE4
- Part No.:
- 74LVC1G123DCTRE4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
74LVC1G123DCTRE4.pdf
- Description:
- IC MULTIVIBRATOR 18.5NS SM8
- Quantity:
- Payment:

- Shipping:

Inventory:3,546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G123DCTRE4 from Texas Instruments is a single retriggerable monostable multivibrator with Schmitt-trigger inputs, designed for 1.65 V to 5.5 V operation. It delivers programmable output pulse durations (ns to ms range) via external R/C network, supports mixed-mode voltage translation, and features glitch-free power-up reset and Ioff protection. It is used in switch debouncing, timing control, and edge-sensitive event conditioning in consumer digital audio/video systems.
For engineers reviewing the 74LVC1G123DCTRE4 datasheet, 74LVC1G123DCTRE4 pinout, 74LVC1G123DCTRE4 application, or 74LVC1G123DCTRE4 equivalent, key selection criteria include retriggerable pulse width control, Schmitt-trigger input hysteresis for slow transitions, 8 ns max tpd at 3.3 V, Ioff support for live insertion, and compatibility with 1.65–5.5 V logic domains.
Technical Context
The 74LVC1G123DCTRE4 implements a CMOS-based retriggerable monostable architecture where output pulse duration is externally set by Rext and Cext, with three valid trigger conditions: A↓/B↑, A↑/B↓, or A↓/B↑/CLR↑. Its dual-edge-sensitive inputs (A active-low, B active-high) are buffered by Schmitt triggers with ≥0.35×VCC hysteresis, enabling jitter-free triggering on slow-rising/falling signals.
It operates across –40°C to 125°C with full Ioff functionality (±10 µA leakage at 5.5 V), supports down-translation from 5.5 V inputs to VCC, and guarantees 100% duty cycle capability via retriggering. The device uses NanoFree™ packaging - die-as-package - eliminating bond wires and reducing parasitic inductance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| Max tpd | 8 ns at 3.3 V - ensures sub-10 ns propagation delay for high-speed timing applications |
| Input Hysteresis | ≥0.35×VCC on A/B - rejects noise and eliminates chatter on mechanical switch inputs |
| Ioff | ±10 µA at 5.5 V - prevents back-drive current during partial power-down or hot-swap |
| Output Drive | ±32 mA at 4.5 V - sufficient to directly drive LEDs, small logic loads, or gate inputs without buffering |
| Timing Range | ns to ms via Rext/Cext - supports both short-pulse synchronization and long-duration event hold-off |
| Operating Temp | –40°C to +125°C - qualified for industrial and extended-temperature embedded environments |
Pinout & Package
74LVC1G123DCTRE4 is packaged in an 8-pin SSOP (DCT) with nominal body size 2.95 mm × 2.80 mm and 0.65 mm pitch. The package is RoHS-compliant, lead-free, and optimized for automated surface-mount assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A | Falling-edge sensitive trigger input | Active-low gated input; requires B = high and CLR = high to initiate pulse; Schmitt-triggered |
| B | Rising-edge sensitive trigger input | Active-high gated input; requires A = low and CLR = high to initiate pulse; Schmitt-triggered |
| CLR | Asynchronous clear input | Active-low termination of ongoing output pulse; also functions as rising-edge trigger when A = low, B = high |
| GND | Ground reference | Return path for all internal circuitry and timing capacitor discharge |
| Q | Non-inverting output | Open-drain compatible output with rail-to-rail swing; drives high/low based on monostable state |
| Cext | External timing capacitor node | Connects to positive terminal of timing capacitor; referenced to Rext/Cext pin |
| Rext/Cext | Shared R/C timing node | Connects to timing resistor (to VCC) and negative terminal of timing capacitor; bidirectional analog node |
| VCC | Power supply | Supplies core logic and output drivers; accepts 1.65–5.5 V; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable operation | Enables indefinite pulse extension via repeated A/B triggers - ideal for contact bounce suppression and variable-duration event capture |
| Schmitt-trigger inputs on A and B | Provides ≥0.35×VCC hysteresis - eliminates false triggering from noisy or slow-switching sources like mechanical switches or sensors |
| Ioff partial-power-down protection | Blocks current flow when VCC = 0 V - allows safe hot-plug insertion and prevents back-driving in multi-rail systems |
| Glitch-free power-up reset | Ensures Q starts low at power-on - eliminates spurious pulses during system initialization |
| Mixed-mode voltage translation | Accepts 5.5 V inputs while operating at VCC ≥ 1.65 V - simplifies interfacing between legacy 5 V and modern low-voltage subsystems |
Applications
| Switch Debounce Circuit | Edge-Sensitive Event Capture |
|---|---|
Use Scenario: Mechanical push-button or toggle switch generates multiple transient contacts during actuation, causing unintended logic transitions. IC Role / Device Role / Timing Role: Monostable multivibrator configured as a retriggerable one-shot; output pulse width exceeds maximum expected bounce time (e.g., 1 ms). Use Value: Converts erratic switch closure into a clean, single, well-defined logic pulse - eliminates firmware polling or RC+Schmitt delays. | Use Scenario: A sensor output or interrupt signal exhibits slow rise/fall times or noise-induced jitter, requiring reliable edge detection. IC Role / Device Role / Timing Role: Schmitt-triggered A/B inputs condition the signal; monostable output provides consistent pulse width independent of input slew rate. Use Value: Guarantees deterministic timing response to edges regardless of input transition speed - improves system reliability in industrial I/O modules. |
| Pulse Width Modulation (PWM) Gate Control | Power Sequencing Delay Generator |
Use Scenario: A microcontroller GPIO lacks sufficient drive strength or timing precision to directly control a power MOSFET gate. IC Role / Device Role / Timing Role: Configured as non-retriggerable one-shot; Q output drives gate driver with precise, user-defined pulse duration. Use Value: Provides robust, isolated, and adjustable gate turn-on pulse - prevents shoot-through in half-bridge drivers and reduces EMI. | Use Scenario: System requires staggered power-up of multiple rails (e.g., core, I/O, analog) to meet inrush current limits. IC Role / Device Role / Timing Role: Cascaded or independently timed 74LVC1G123DCTRE4 units generate sequential enable signals with ms-scale delays. Use Value: Eliminates need for dedicated power sequencer ICs - reduces BOM cost and board space in compact embedded designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G123DCUR | VSSOP-8 package (2.30 mm × 2.00 mm); identical electrical specs and pinout | Higher board density; tighter layout constraints; same thermal resistance (227 °C/W) | Select DCUR for space-constrained PCBs where footprint reduction outweighs SSOP handling advantages |
| MC74VHC1G123DTT1G | Higher VCC max = 5.5 V but only rated to 85°C ambient; no Ioff support; 10 ns tpd at 3.3 V | Limited to commercial temperature range; unsuitable for industrial hot-swap or partial-power-down use cases | Choose only for cost-sensitive, non-industrial applications where Ioff and extended temp are not required |
Compared with SN74LVC1G123DCUR and MC74VHC1G123DTT1G, the 74LVC1G123DCTRE4 uniquely combines industrial temperature rating (–40°C to 125°C), Ioff protection, and NanoFree™ SSOP packaging - making it optimal for ruggedized, hot-pluggable, and thermally demanding embedded timing tasks.
Availability
74LVC1G123DCTRE4 is available at Aetrix Electronics and suitable for switch debouncing, edge-sensitive event capture, PWM gate control, and power sequencing delay generation requiring stable component supply across industrial, consumer, and computing applications.
Supply support for 74LVC1G123DCTRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in precision timing and logic solutions.
The SN74LVC1G123 product line delivers single-channel retriggerable monostables optimized for low-voltage, mixed-signal systems - targeting robust timing control in space-constrained, thermally demanding, and hot-swap-capable applications.
FAQ
What is the minimum external timing capacitor value supported by the 74LVC1G123DCTRE4?
The 74LVC1G123DCTRE4 supports external timing capacitors down to 10 pF, as confirmed in Figure 5-3 through Figure 5-5 of the datasheet. At VCC = 3.3 V and Rext = 1 kΩ, a 10 pF Cext yields a typical output pulse duration of ~225 ns. Lower values may result in unstable timing due to parasitic capacitance dominance, so 10 pF is the validated lower limit for predictable operation.
Can the 74LVC1G123DCTRE4 operate with a 1.65 V supply and still drive a 3.3 V logic input?
Yes, the 74LVC1G123DCTRE4 can operate at VCC = 1.65 V and interface with 3.3 V logic inputs because its outputs are overvoltage tolerant up to 5.5 V and its inputs accept voltages to 5.5 V. However, the Q output high-level voltage will be limited to ~1.55 V (VCC – 0.1 V) at 1.65 V supply, which may fall below the VIH threshold of standard 3.3 V CMOS inputs (typically 2.0 V). A pull-up to 3.3 V on Q is recommended for reliable interfacing.
How does the retriggering behavior of the 74LVC1G123DCTRE4 differ from a non-retriggerable monostable?
The 74LVC1G123DCTRE4 extends its output pulse duration upon each valid A or B trigger event while the pulse is active - enabling continuous output assertion as long as triggers occur within the current pulse window. In contrast, a non-retriggerable monostable ignores subsequent triggers until the initial pulse completes. This makes the 74LVC1G123DCTRE4 ideal for applications like switch debounce where multiple bounces must extend, not restart, the output pulse.
Is the Rext/Cext pin bidirectional, and what happens if it's tied directly to VCC or GND?
Yes, the Rext/Cext pin is bidirectional: it connects internally to both the timing capacitor and the timing resistor network. Per Section 5.3 of the datasheet, Rext/Cext must not be connected directly to VCC or GND - doing so disables timing functionality and may cause excessive current or undefined behavior. It must be connected to the junction of an external resistor (to VCC) and capacitor (to Cext), forming the RC timing network essential for pulse duration control.
Does the 74LVC1G123DCTRE4 support 5 V-tolerant inputs when powered from 1.8 V?
Yes, the 74LVC1G123DCTRE4 supports 5 V-tolerant inputs across its full operating range (1.65 V to 5.5 V VCC). When powered from 1.8 V, the A, B, and CLR inputs accept voltages up to 5.5 V without damage or clamping - verified by the Absolute Maximum Ratings table (VI = –0.5 V to 6.5 V) and the "Inputs Accept Voltages to 5.5 V" feature statement. This enables seamless interfacing with higher-voltage control signals in mixed-supply systems.
74LVC1G123DCTRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 18.5 ns
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
74LVC1G123DCTRE4 FAQ
1.How can I place an order for 74LVC1G123DCTRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G123DCTRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G123DCTRE4 reliable?
The price and inventory of 74LVC1G123DCTRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G123DCTRE4 is usually 5 days.
3.What payment methods are accepted for 74LVC1G123DCTRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G123DCTRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G123DCTRE4?
74LVC1G123DCTRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G123DCTRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G123DCTRE4?
For technical support, including 74LVC1G123DCTRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G123DCTRE4 requirements.
6.How does Aetrix verify that 74LVC1G123DCTRE4 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G123DCTRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G123DCTRE4 meets industry standards.
7.What is the process for return or replacement of 74LVC1G123DCTRE4?
All 74LVC1G123DCTRE4 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G123DCTRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G123DCTRE4 part is unused and in its original packaging.
Return procedure for 74LVC1G123DCTRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G123DCTRE4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
