Texas Instruments 74LVC1G123DCTRG4
- Part No.:
- 74LVC1G123DCTRG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
74LVC1G123DCTRG4.pdf
- Description:
- IC MULTIVIBRATOR 18.5NS SM8
- Quantity:
- Payment:

- Shipping:

Inventory:3,607
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G123DCTRG4 from Texas Instruments is a single retriggerable monostable multivibrator with Schmitt-trigger inputs, designed for 1.65V–5.5V VCC operation. It delivers programmable output pulse duration via external R/C network, supports mixed-mode voltage translation, and features glitch-free power-up reset and Ioff for live insertion-used in switch debouncing, timing control, and edge-sensitive event capture in embedded digital systems.
For engineers reviewing the 74LVC1G123DCTRG4 datasheet, 74LVC1G123DCTRG4 pinout, 74LVC1G123DCTRG4 application, or 74LVC1G123DCTRG4 equivalent, key selection criteria include retriggerable pulse width control (up to 100% duty cycle), 8 ns max tpd at 3.3 V, Schmitt-trigger input hysteresis for jitter-free triggering on slow edges, and support for 5.5 V tolerant inputs across 1.65–5.5 V supply range.
Technical Context
The 74LVC1G123DCTRG4 implements a CMOS-based retriggerable monostable architecture where output pulse duration is determined by external Rext and Cext values connected to dedicated timing pins (Rext/Cext and Cext). Triggering occurs via three independent methods: A low → B rising, B high → A falling, or simultaneous A low/B high with CLR rising-each initiating or extending the Q output pulse.
Schmitt-trigger inputs on A and B provide ≥0.3×VCC hysteresis, enabling robust operation with slow-rising/falling signals. The CLR input operates as both active-low override (terminating ongoing pulses) and rising-edge trigger, while Ioff protection disables outputs during partial power-down to prevent back-drive current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters |
| Max tpd | 8 ns at 3.3 V - ensures sub-10 ns propagation delay for high-speed timing applications |
| Input Voltage Tolerance | Up to 5.5 V - allows interfacing with higher-voltage peripherals while powered from lower VCC |
| Ioff | ±10 µA - guarantees isolation during partial power-down, supporting hot-swap and live-insertion use cases |
| Output Drive | ±32 mA at 4.5 V - sufficient to drive moderate capacitive loads or fan-out to multiple CMOS inputs |
| Operating Temp | –40°C to +125°C - qualified for industrial and automotive under-hood environments |
| ESD Rating | 2000 V HBM - meets JEDEC JESD22-A114 for robust handling in manufacturing and field service |
Pinout & Package
74LVC1G123DCTRG4 is packaged in an 8-pin SSOP (DCT) with nominal body size 2.95 mm × 2.80 mm and 0.65 mm lead pitch. This RoHS-compliant surface-mount package supports automated assembly and provides thermal resistance of 220°C/W (junction-to-ambient).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A | Falling-edge sensitive trigger input | Must be held high or low per functional mode; requires B = high and CLR = high for standard triggering |
| B | Rising-edge sensitive trigger input | Active when A = low and CLR = high; initiates or extends Q pulse on rising transition |
| CLR | Active-low clear / rising-edge trigger | Terminates ongoing Q pulse when driven low; also functions as third trigger method when A = low, B = high |
| GND | Ground reference | Return path for all internal circuitry and external timing components |
| Q | Non-inverting output | Open-drain compatible; drives high/low based on monostable state and retrigger events |
| Cext | External timing capacitor node | Connects directly to one terminal of external timing capacitor; referenced to Rext/Cext |
| Rext/Cext | Shared timing resistor/capacitor node | Connects to second terminal of Cext and to external timing resistor (to VCC) |
| VCC | Power supply | Supplies core logic and output drivers; bypass capacitor (0.1 µF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable operation | Enables indefinite pulse extension via repeated A/B triggers-ideal for debouncing switches with variable bounce duration |
| Schmitt-trigger inputs on A and B | Provides ≥0.3×VCC hysteresis to eliminate false triggering from noisy or slow-transition signals |
| Three independent trigger methods | Supports flexible system integration: dual-edge gated logic (A/B), or CLR-assisted initiation-no external logic needed |
| Glitch-free power-up reset | Guarantees Q starts low at power-on, preventing spurious output transitions during supply ramp-up |
| NanoFree™ package | Diesize-only footprint (2.95 mm × 2.80 mm) reduces PCB area by >50% vs. standard SSOP, easing high-density layout |
Applications
| Switch Debouncing | Edge-Sensitive Event Capture |
|---|---|
Use Scenario: Mechanical pushbutton or toggle switch in industrial HMI or consumer remote control generates contact bounce lasting up to 1 ms. IC Role / Device Role / Timing Role: 74LVC1G123DCTRG4 acts as hardware debounce filter, converting multiple bounces into a single clean edge-triggered output pulse. Use Value: Eliminates need for firmware polling or RC+MCU filtering; pulse width set precisely via R/C (e.g., 10 kΩ + 0.1 µF = 1 ms), independent of bounce profile. | Use Scenario: Detection of short-duration sensor interrupts (e.g., motion detector, limit switch) requiring precise timing window extension. IC Role / Device Role / Timing Role: 74LVC1G123DCTRG4 serves as retriggerable one-shot, holding Q high for fixed duration after each valid edge on A or B. Use Value: Maintains system-ready state during burst events (e.g., encoder quadrature glitches); retriggering prevents premature timeout without software overhead. |
| Pulse Width Modulation (PWM) Signal Conditioning | Power Sequencing Control |
Use Scenario: Converting narrow, irregular enable pulses from microcontroller GPIO into stable, minimum-width gate signals for MOSFET drivers. IC Role / Device Role / Timing Role: 74LVC1G123DCTRG4 functions as pulse stretcher, ensuring driver FETs receive ≥100 ns gate pulses even if MCU output is shorter. Use Value: Prevents incomplete turn-on of power stages; timing set by R/C (e.g., 1 kΩ + 100 pF = 100 ns), immune to MCU clock jitter or ISR latency. | Use Scenario: Generating controlled delay between power rail assertions in multi-rail FPGA or ASIC supplies (e.g., VCCINT before VCCIO). IC Role / Device Role / Timing Role: 74LVC1G123DCTRG4 provides deterministic, adjustable delay using external R/C network-triggered by upstream rail OK signal. Use Value: Replaces discrete RC+comparator with guaranteed monotonic timing; supports 1.65–5.5 V input compatibility across diverse supply monitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G123DCUR | VSSOP-8 package (2.30 mm × 2.00 mm); identical electrical specs and pinout | Higher board density; tighter thermal resistance (227°C/W) but smaller solder joint area | Select for space-constrained layouts where 0.65 mm pitch handling is feasible |
| 74LVC1G123GW,125 | DSBGA-8 package (1.91 mm × 0.91 mm); same functionality, 102°C/W thermal resistance | Ultra-compact footprint; requires microvia routing and specialized reflow profiling | Choose for ultra-miniaturized portable devices where PCB area is premium and assembly capability exists |
Compared with SN74LVC1G123DCUR and 74LVC1G123GW,125, the 74LVC1G123DCTRG4 offers the largest pad geometry and highest manufacturability margin in SSOP format-ideal for prototyping, medium-volume production, and legacy assembly lines without DSBGA/VSSOP support.
Availability
74LVC1G123DCTRG4 is available at Aetrix Electronics and suitable for switch debouncing, edge-sensitive event capture, PWM signal conditioning, and power sequencing control requiring stable component supply across industrial, computing, and consumer electronics programs.
Supply support for 74LVC1G123DCTRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in power management, signal chain, and timing technologies.
The SN74LVC1G123 product line delivers compact, low-power retriggerable monostables for precise timing control in space- and power-constrained digital systems-from consumer audio interfaces to industrial PLC I/O modules.
FAQ
What is the minimum external timing capacitor value supported by the 74LVC1G123DCTRG4?
The 74LVC1G123DCTRG4 supports external timing capacitors down to 10 pF, as validated in Figure 5-7 (Minimum Retrigger Time vs Supply Voltage) and confirmed by operational data at 1.8 V with Cext = 10 pF and Rext = 1 kΩ. Lower values may reduce pulse width predictability due to parasitic capacitance dominance, so 10 pF is the practical lower limit for stable timing behavior in the 74LVC1G123DCTRG4.
Can the 74LVC1G123DCTRG4 operate with a 1.65 V supply and still meet its specified timing performance?
Yes, the 74LVC1G123DCTRG4 is fully characterized from 1.65 V to 5.5 V. At 1.65 V, tpd is 18.5 ns (max, CL = 15 pF), and output pulse duration remains programmable via R/C-though timing resolution degrades slightly versus 3.3 V operation. All DC specs including Ioff, VIH/VIL thresholds, and drive strength remain valid across the full 1.65–5.5 V range for the 74LVC1G123DCTRG4.
How does the CLR pin function in retriggerable mode for the 74LVC1G123DCTRG4?
In retriggerable mode, the CLR pin of the 74LVC1G123DCTRG4 serves dual roles: when driven low, it immediately terminates the ongoing Q output pulse; when held high, it enables standard A/B retriggering. It can also initiate a new pulse when A = low, B = high, and CLR transitions from low to high-providing a third independent trigger path without affecting A/B edge sensitivity in the 74LVC1G123DCTRG4.
Is the 74LVC1G123DCTRG4 compatible with 5 V logic inputs while operating from a 3.3 V supply?
Yes, the 74LVC1G123DCTRG4 accepts input voltages up to 5.5 V regardless of VCC level, enabling direct connection to 5 V TTL or CMOS outputs when powered from 3.3 V. This input overvoltage tolerance eliminates level-shifting components and simplifies mixed-voltage system design for the 74LVC1G123DCTRG4.
What is the maximum achievable output pulse duration using external R/C components with the 74LVC1G123DCTRG4?
The 74LVC1G123DCTRG4 supports output pulse durations up to 100% duty cycle through continuous retriggering-effectively unlimited in practice. For single-shot operation, typical durations span nanoseconds to milliseconds (e.g., 100 ns with 1 kΩ/100 pF; 1 ms with 10 kΩ/0.1 µF). No hard upper limit is specified, as duration scales linearly with Rext × Cext product in the 74LVC1G123DCTRG4.
74LVC1G123DCTRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 18.5 ns
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
74LVC1G123DCTRG4 FAQ
1.How can I place an order for 74LVC1G123DCTRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G123DCTRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G123DCTRG4 reliable?
The price and inventory of 74LVC1G123DCTRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G123DCTRG4 is usually 5 days.
3.What payment methods are accepted for 74LVC1G123DCTRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G123DCTRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G123DCTRG4?
74LVC1G123DCTRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G123DCTRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G123DCTRG4?
For technical support, including 74LVC1G123DCTRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G123DCTRG4 requirements.
6.How does Aetrix verify that 74LVC1G123DCTRG4 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G123DCTRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G123DCTRG4 meets industry standards.
7.What is the process for return or replacement of 74LVC1G123DCTRG4?
All 74LVC1G123DCTRG4 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G123DCTRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G123DCTRG4 part is unused and in its original packaging.
Return procedure for 74LVC1G123DCTRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G123DCTRG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
