Texas Instruments 74LVC1G123DCTTE4
- Part No.:
- 74LVC1G123DCTTE4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Datasheet:
-
74LVC1G123DCTTE4.pdf
- Description:
- IC MULTIVIBRATOR 18.5NS SM8
- Quantity:
- Payment:

- Shipping:

Inventory:1,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G123DCTTE4 from Texas Instruments is a single retriggerable monostable multivibrator with Schmitt-trigger inputs, designed for 1.65 V to 5.5 V operation. It delivers programmable output pulse durations (ns to ms range) via external R/C network, supports mixed-mode voltage translation, and features glitch-free power-up reset and Ioff protection. It serves as a precision timing element in switch debounce, pulse stretching, and event synchronization circuits.
For engineers reviewing the 74LVC1G123DCTTE4 datasheet, 74LVC1G123DCTTE4 pinout, 74LVC1G123DCTTE4 application, or 74LVC1G123DCTTE4 equivalent, key selection criteria include its retriggerable architecture, 8 ns max tpd at 3.3 V, ±50 mA output drive, Schmitt-trigger input hysteresis, and NanoFree™ SSOP-8 package compatibility with space-constrained embedded timing designs.
Technical Context
The 74LVC1G123DCTTE4 implements a CMOS-based retriggerable monostable circuit where output pulse width is determined by external Rext and Cext values connected to dedicated timing pins (Rext/Cext and Cext). Triggering occurs on edge transitions at A (falling) or B (rising), with independent active-low CLR override capability.
Schmitt-trigger inputs on A and B provide ≥0.3 V hysteresis at 3.3 V, enabling jitter-free response to slow-rising/falling signals. The device operates across –40°C to 125°C with Ioff support for live insertion and partial-power-down modes, and meets JESD 78 Class II latch-up (>100 mA) and JESD 22 ESD ratings (2000 V HBM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| Max tpd | 8 ns at 3.3 V - Ensures sub-10 ns propagation delay for high-speed timing control in real-time systems. |
| Output Drive | ±32 mA at 4.5 V - Sufficient to directly drive LEDs, small relays, or fanout to multiple LVC inputs without buffering. |
| Ioff | ±10 µA - Prevents back-drive current during power sequencing, supporting hot-swap and partial-power-down architectures. |
| Input Hysteresis | ≥0.3 V at 3.3 V - Rejects noise on mechanical switch inputs or slow analog-derived triggers without external filtering. |
| Operating Temp | –40°C to 125°C - Validated for automotive under-hood, industrial motor control, and telecom infrastructure applications. |
| ESD Rating | 2000 V HBM - Meets IEC 61000-4-2 Level 3 robustness for end-equipment reliability in handling environments. |
Pinout & Package
74LVC1G123DCTTE4 is packaged in an 8-pin SSOP (DCT) with nominal body size 2.95 mm × 2.80 mm and 0.65 mm pitch. The NanoFree™ package uses the silicon die as the package substrate, minimizing footprint and thermal resistance (RθJA = 220°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A | Falling-edge trigger input | Active-low gated input; requires B = high and CLR = high to initiate pulse; enables retriggering during active output. |
| B | Rising-edge trigger input | Active-high gated input; requires A = low and CLR = high; supports asynchronous retriggering independent of A state. |
| CLR | Active-low clear input | Terminates ongoing output pulse immediately; also functions as rising-edge trigger when A = low and B = high. |
| GND | Ground reference | Return path for all internal logic and timing currents; must be low-impedance to minimize ground bounce. |
| Q | Non-inverting output | Open-drain compatible push-pull output; drives high/low with full rail-to-rail swing and ±32 mA capability. |
| Cext | Timing capacitor node | Connects externally to one terminal of timing capacitor; referenced to Rext/Cext pin for RC time constant formation. |
| Rext/Cext | Shared timing node | Connects to second terminal of Cext and to external resistor Rext; defines RC time constant with Cext for pulse width. |
| VCC | Power supply | Supplies core logic and output drivers; requires local 0.1 µF ceramic bypass capacitor placed ≤2 mm from pin. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable | Enables indefinite pulse extension via repeated A/B triggers - critical for debouncing switches with >10 ms bounce windows. |
| Schmitt-trigger inputs | Provides ≥0.3 V hysteresis at 3.3 V, eliminating need for external RC filters on noisy mechanical or sensor inputs. |
| Mixed-mode voltage support | Accepts 0–5.5 V inputs while operating at VCC = 1.65–5.5 V - allows interfacing with legacy 5 V sensors and modern 1.8 V controllers. |
| Ioff protection | Disables outputs when VCC = 0 V, preventing back-current flow during board hot-plug or power sequencing events. |
| Glitch-free power-up | Guarantees Q remains low until valid VCC and stable inputs are established - prevents spurious system resets at boot. |
Applications
| Switch Debounce | Pulse Width Modulation Interface |
|---|---|
|
Use Scenario: Mechanical push-button or rotary encoder inputs generate multiple contact bounces (0.5–10 ms), causing false interrupts in microcontrollers. IC Role / Device Role / Timing Role: 74LVC1G123DCTTE4 acts as a hardware monostable timer that outputs a single clean pulse per button press, ignoring subsequent bounces within the programmed window. Use Value: Eliminates firmware debounce overhead and interrupt latency; supports <1 ms minimum pulse width with 0.1 µF/10 kΩ timing network. |
Use Scenario: Microcontroller GPIO lacks dedicated PWM hardware but must generate fixed-frequency, variable-duty-cycle signals for LED dimming or fan speed control. IC Role / Device Role / Timing Role: 74LVC1G123DCTTE4 configured in retriggerable mode converts periodic trigger pulses into a continuous output whose duty cycle scales with trigger frequency. Use Value: Achieves up to 100% duty cycle via retriggering; enables software-defined PWM generation without CPU intervention after initial setup. |
| Event Synchronization | Power Sequencing Control |
|
Use Scenario: Asynchronous signals from different clock domains (e.g., USB host wake, sensor interrupt) require alignment to a common system clock edge before processing. IC Role / Device Role / Timing Role: 74LVC1G123DCTTE4 generates a deterministic, jitter-free strobe pulse synchronized to the first valid edge of the asynchronous input. Use Value: Reduces metastability risk in FPGA/clock domain crossing; provides 8 ns max tpd and Schmitt-trigger noise immunity for reliable edge detection. |
Use Scenario: Multi-rail power supplies (e.g., 12 V → 5 V → 3.3 V → 1.8 V) require precise turn-on/turn-off delays to prevent latch-up or inrush current damage. IC Role / Device Role / Timing Role: 74LVC1G123DCTTE4 generates controlled delay pulses to enable downstream regulators only after upstream rails stabilize. Use Value: Programmable RC timing (ns–ms range) replaces discrete RC networks; supports temperature-stable delays using NP0/C0G capacitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G123DCUR | VSSOP-8 package (2.30 mm × 2.00 mm); identical electrical specs and pinout; lower RθJA (227°C/W). | Better suited for ultra-dense PCB layouts where 0.95 mm² footprint reduction is critical. | Select DCUR for space-constrained designs requiring same functionality in smaller package. |
| MC74VHC1G123DTT1G | Higher VCC max (5.5 V), but narrower operating range (2 V–5.5 V); no Ioff; 10 ns max tpd at 3.3 V. | Lacks live-insertion support and has reduced low-voltage compatibility (no 1.65 V operation). | Choose only if existing design uses ON Semiconductor's VHC family and 1.65 V operation is unnecessary. |
Compared with SN74LVC1G123DCUR and MC74VHC1G123DTT1G, the 74LVC1G123DCTTE4 uniquely combines 1.65 V operation, Ioff, and NanoFree™ SSOP packaging - making it optimal for battery-powered, hot-pluggable, and mixed-voltage embedded systems requiring guaranteed low-VCC timing stability.
Availability
74LVC1G123DCTTE4 is available at Aetrix Electronics and suitable for switch debounce, pulse stretching, event synchronization, and power sequencing applications requiring stable component supply across automotive, industrial, and consumer electronics programs.
Supply support for 74LVC1G123DCTTE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 90 years of innovation in power management, signal chain, and timing technologies.
The SN74LVC1G123 product line delivers compact, low-power monostable timing functions for space- and power-constrained embedded systems - targeting applications where software-based timing is unreliable or resource-intensive.
FAQ
What is the minimum VCC required for reliable operation of the 74LVC1G123DCTTE4?
The 74LVC1G123DCTTE4 is fully specified down to 1.65 V VCC, with guaranteed performance including tpd, output drive, and Schmitt-trigger hysteresis across –40°C to 125°C. At 1.65 V, it delivers ±4 mA output drive and supports 100% retriggerable duty cycle. Operation below 1.65 V is not characterized and may result in undefined timing or logic states.
How does the 74LVC1G123DCTTE4 achieve retriggerable behavior, and what is the minimum retrigger interval?
The 74LVC123DCTTE4 achieves retriggerable behavior by allowing new A or B triggers to extend the active Q output pulse before its natural timeout. Minimum retrigger time depends on Rext and Cext: for Rext = 1 kΩ and Cext = 100 pF, it is 4.5 ns at 25°C; for Cext = 100 µF, it is 1.4 µs. This ensures robust retriggering even with high-frequency input bursts.
Can the 74LVC1G123DCTTE4 be used with a 5 V microcontroller driving its inputs while operating at 3.3 V VCC?
Yes - the 74LVC1G123DCTTE4 accepts input voltages up to 5.5 V regardless of VCC, enabling direct connection to 5 V logic outputs while powered at 3.3 V. Its mixed-mode voltage translation capability eliminates external level shifters, and inputs remain overvoltage-tolerant with no current injection into VCC.
What external components are mandatory for basic operation of the 74LVC1G123DCTTE4?
A 0.1 µF ceramic bypass capacitor between VCC and GND is mandatory. For timing functionality, both an external resistor (Rext) between Rext/Cext and VCC, and an external capacitor (Cext) between Cext and Rext/Cext are required. Omitting either disables pulse-width control; omitting the bypass capacitor risks erratic switching due to supply noise.
Does the 74LVC1G123DCTTE4 support hot-swap or partial-power-down operation?
Yes - the 74LVC1G123DCTTE4 incorporates Ioff circuitry that disables outputs when VCC = 0 V, preventing back-drive current from live signal lines into the unpowered device. This enables safe insertion/removal in powered backplanes and supports partial-power-down modes in multi-rail systems without external isolation components.
74LVC1G123DCTTE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LVC
- Package/Case:
- 8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 18.5 ns
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SM8
74LVC1G123DCTTE4 FAQ
1.How can I place an order for 74LVC1G123DCTTE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G123DCTTE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G123DCTTE4 reliable?
The price and inventory of 74LVC1G123DCTTE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G123DCTTE4 is usually 5 days.
3.What payment methods are accepted for 74LVC1G123DCTTE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G123DCTTE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G123DCTTE4?
74LVC1G123DCTTE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G123DCTTE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G123DCTTE4?
For technical support, including 74LVC1G123DCTTE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G123DCTTE4 requirements.
6.How does Aetrix verify that 74LVC1G123DCTTE4 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G123DCTTE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G123DCTTE4 meets industry standards.
7.What is the process for return or replacement of 74LVC1G123DCTTE4?
All 74LVC1G123DCTTE4 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G123DCTTE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G123DCTTE4 part is unused and in its original packaging.
Return procedure for 74LVC1G123DCTTE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G123DCTTE4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
