Nexperia USA Inc. 74LVC1G125GM,132
- Part No.:
- 74LVC1G125GM,132
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74LVC1G125GM,132.pdf
- Description:
- IC BUFF NON-INVERT 5.5V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:13,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G125GM,132 from Nexperia is a single 3-state bus buffer/line driver with Schmitt-trigger inputs, designed for level translation between 1.65 V–5.5 V logic domains. It provides ±24 mA output drive at 3.0 V, supports partial power-down via IOFF, and operates from –40 °C to +125 °C in the XSON6 (SOT886) package. It enables reliable signal routing in mixed-voltage I/O interfaces of industrial microcontroller peripherals.
For engineers reviewing the 74LVC1G125GM,132 datasheet, 74LVC1G125GM,132 pinout, 74LVC1G125GM,132 application, or 74LVC1G125GM,132 equivalent, key selection criteria include its 3-state control timing (tdis ≤ 6 ns at 3.3 V), overvoltage-tolerant 5.5 V inputs, IOFF-enabled backflow prevention during power sequencing, and thermal performance in 1.0 × 1.45 × 0.5 mm XSON6 packaging.
Technical Context
This device implements a non-inverting 3-state buffer with active-low output enable (OE). Its Schmitt-trigger inputs accept slow-rising signals and tolerate noise up to 0.4 V hysteresis (typical), while the IOFF circuit disables outputs and blocks current flow when VCC = 0 V - critical for hot-swap and multi-rail power sequencing.
It complies with JEDEC standards JESD8-7 (1.65–1.95 V), JESD8-5 (2.3–2.7 V), JESD8C (2.7–3.6 V), and JESD36 (4.5–5.5 V), ensuring interoperability across legacy and modern logic families including TTL and LVTTL. Propagation delay ranges from 0.5 ns (VCC = 4.5–5.5 V) to 10.5 ns (VCC = 1.65–1.95 V) over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic without level shifters. |
| Input Voltage Tolerance | Up to 5.5 V - allows safe connection to 5 V sources even when powered from 1.65 V, enabling mixed-voltage translation. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive 50 Ω transmission lines or multiple CMOS inputs under load. |
| IOFF Leakage Current | ≤ ±2 μA at VCC = 0 V - prevents damaging backflow current during partial power-down or board hot-plug events. |
| Propagation Delay | 0.5 ns to 10.5 ns - low-latency signal buffering suitable for high-speed control paths in real-time systems. |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor embedded applications. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - robust handling in automated assembly and field-replaceable module environments. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 mm × 1.45 mm × 0.5 mm; thermal pad not present; pin 1 index located on lower-left corner below marking code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A | Data input | Non-inverting input signal path; Schmitt-triggered for noise immunity and slow-edge tolerance. |
| OE | Active-low output enable | Drives output Y to high-impedance state when HIGH; enables buffer when LOW. |
| GND | Ground reference | 0 V return path for all internal circuitry and output current sink/source. |
| n.c. | No-connect terminal | Physically present but internally unconnected; must remain floating or grounded per layout guidelines. |
| VCC | Positive supply | Primary power rail; powers internal logic and output stage; supports wide-range operation (1.65–5.5 V). |
| Y | 3-state buffered output | Non-inverted replica of A when OE = LOW; high-Z when OE = HIGH; drives bidirectional buses. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply voltage range | 1.65 V to 5.5 V enables single-bom support across 1.8 V, 2.5 V, 3.3 V, and 5 V system rails. |
| Overvoltage-tolerant inputs | Inputs withstand 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage interconnects. |
| IOFF partial power-down | Blocks current flow through Y and A pins when VCC = 0 V - essential for PCIe, USB, and hot-swap controller I/O isolation. |
| Schmitt-trigger inputs | Typical 0.4 V hysteresis rejects noise on long traces or noisy PCB environments without external RC filtering. |
| High noise immunity | CMOS input structure with >40 % VCC noise margin ensures reliable switching in electrically harsh industrial settings. |
Applications
| Industrial Sensor Interface | Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Connecting analog sensor ADC outputs or digital status lines to a 3.3 V MCU in a factory automation controller with 5 V auxiliary power rails. IC Role / Device Role / Timing Role: Level-translating buffer isolating 5 V sensor logic from 3.3 V MCU I/O while maintaining signal integrity during power-up sequencing. Use Value: Eliminates risk of latch-up or damage during brown-out conditions due to IOFF protection and 5.5 V input tolerance. | Use Scenario: Expanding limited GPIO count on an ARM Cortex-M4 MCU by driving off-chip peripherals (e.g., display drivers, LED arrays) via shared data bus. IC Role / Device Role / Timing Role: 3-state bus driver enabling time-multiplexed access to multiple peripherals without contention. Use Value: Sub-6 ns disable time ensures clean bus release before next peripheral activation, preventing data corruption. |
| Automotive Body Control Module | Test Equipment Signal Conditioning |
Use Scenario: Interfacing LIN transceiver status signals (5 V tolerant) to a 1.8 V ASIL-B safety monitor IC in a vehicle door module. IC Role / Device Role / Timing Role: Voltage-level translator with fail-safe IOFF behavior during battery disconnect or sleep mode transitions. Use Value: Guaranteed –40 °C to +125 °C operation and HBM > 2000 V ESD rating meet automotive AEC-Q100 stress test requirements. | Use Scenario: Buffering TTL-compatible trigger signals from oscilloscope channels into a 2.5 V FPGA-based logic analyzer front-end. IC Role / Device Role / Timing Role: Input conditioner providing noise rejection and precise timing alignment via matched propagation delays. Use Value: 0.4 V Schmitt hysteresis suppresses ground bounce-induced glitches on shared test fixtures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | TI part in SOT-23-5 package; identical logic function but lacks IOFF and has higher ICC (max 10 μA vs. 4 μA). | Not qualified for partial power-down use cases; unsuitable for hot-swap or multi-rail sequencing where backflow must be blocked. | Select only if footprint compatibility with legacy SOT-23 layouts is required and IOFF is unnecessary. |
| 74LVC1G126GM,132 | Nexperia variant with active-high OE (vs. active-low OE in 74LVC1G125); otherwise identical electrical specs and package. | Requires inverted enable logic in host firmware or upstream gate; no change in voltage translation or timing capability. | Choose when system-level control signals align with active-high assertion, avoiding external inverters. |
Compared with SN74LVC1G125DBVR and 74LVC1G126GM,132, the 74LVC1G125GM,132 uniquely combines IOFF protection, ultra-low leakage (<4 μA), and XSON6 space savings - making it optimal for thermally constrained, multi-rail embedded systems requiring fail-safe power sequencing.
Availability
74LVC1G125GM,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, microcontroller GPIO expansion, and test equipment signal conditioning requiring stable component supply across extended temperature and mixed-voltage environments.
Supply support for 74LVC1G125GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, discrete, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in industrial and automotive applications.
The 74LVC1G125 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, engineered for robust mixed-voltage interfacing, low dynamic power, and seamless integration into space-constrained, thermally demanding embedded systems.
FAQ
What is the maximum allowable input voltage when VCC = 1.65 V?
The 74LVC1G125GM,132 accepts input voltages up to 5.5 V regardless of VCC level, as confirmed in Table 5 (Limiting Values) and Section 1. General description. This overvoltage tolerance enables safe interfacing with 5 V sources while operating from 1.65 V, eliminating external clamping components in mixed-voltage designs.
Does this device support hot-swap operation?
Yes - the integrated IOFF circuit actively disables outputs and blocks backflow current when VCC = 0 V, as specified in Section 1 and Table 7 (Static Characteristics). This feature meets hot-swap requirements in modular systems where boards may be inserted or removed while other rails remain powered.
How does the Schmitt-trigger input improve noise immunity?
The Schmitt-trigger action provides ~0.4 V typical hysteresis between VIH and VIL thresholds, rejecting noise spikes and slow-rising edges that could cause metastability or double-clocking. This is especially valuable in long-trace industrial wiring or electrically noisy environments like motor drives or power supplies.
Can the n.c. pin on the XSON6 package be grounded?
No - the n.c. (pin 5) is internally unconnected and must remain floating per Nexperia's layout guidance in Section 6.1. Grounding it may induce parasitic coupling or violate package thermal characteristics; the recommended practice is to leave it unconnected or cover with solder mask only.
74LVC1G125GM,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74LVC1G125GM,132 FAQ
1.How can I place an order for 74LVC1G125GM,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G125GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G125GM,132 reliable?
The price and inventory of 74LVC1G125GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G125GM,132 is usually 5 days.
3.What payment methods are accepted for 74LVC1G125GM,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G125GM,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G125GM,132?
74LVC1G125GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G125GM,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G125GM,132?
For technical support, including 74LVC1G125GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G125GM,132 requirements.
6.How does Aetrix verify that 74LVC1G125GM,132 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G125GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G125GM,132 meets industry standards.
7.What is the process for return or replacement of 74LVC1G125GM,132?
All 74LVC1G125GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G125GM,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G125GM,132 part is unused and in its original packaging.
Return procedure for 74LVC1G125GM,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G125GM,132 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

