Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74LVC1G126GF,132

Name: 74LVC1G126GF,132
Brand: Nexperia USA Inc.
SKU: 74LVC1G126GF,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC1G126GF,132

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74LVC1G126GF,132.pdf

Description:: IC BUFFER NON-INVERT 5.5V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:429,431

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC1G126GF,132 from Nexperia is a single non-inverting 3-state buffer with 5.5 V tolerant inputs, operating from 1.65 V to 5.5 V supply, featuring ±24 mA drive strength and <4 ns propagation delay at 3.3 V, used in level-shifting I/O expansion for portable microcontroller peripherals.

For engineers reviewing the 74LVC1G126GF,132 datasheet, 74LVC1G126GF,132 pinout, 74LVC1G126GF,132 application, or 74LVC1G126GF,132 equivalent, key selection criteria include input voltage tolerance, output drive capability, propagation delay consistency across V_CC, and guaranteed 3-state leakage performance under partial power-down conditions.

Technical Context

This device implements a CMOS-based non-inverting buffer with independent output-enable (OE) control, supporting mixed-voltage system interfacing. Its input structure allows 5.5 V signals regardless of V_CC level, enabling direct connection to legacy 5 V logic without external level shifters.

The output stage uses push-pull configuration with symmetrical rise/fall times (<3.5 ns typical at 3.3 V), and the 3-state high-impedance mode guarantees I_OZ ≤ ±10 μA over full temperature range, critical for bus contention avoidance in shared-data-path designs.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - supports dual-rail operation and battery-powered systems down to 1.8 V nominal.
Input Voltage Tolerance	Up to 5.5 V - enables safe interfacing with 5 V TTL/CMOS outputs while powered from 1.8 V or 3.3 V rails.
Output Drive Strength	±24 mA at V_CC = 3.3 V - sufficient to drive four LVTTL loads or one 50 Ω transmission line.
Propagation Delay	3.7 ns max at V_CC = 3.3 V - ensures timing compliance in 100 MHz data strobe paths.
3-State Leakage Current	±10 μA max over −40 °C to +125 °C - prevents signal corruption on shared buses during power sequencing.
ESD Protection	HBM ±8 kV - meets IEC 61000-4-2 Level 4 for robust handling in manufacturing and field environments.

Pinout & Package

Supplied in ultra-small 6-pin XSON package (1.2 × 1.0 mm, 0.5 mm pitch), optimized for space-constrained PCB layouts in wearables and sensor nodes.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Active-Low Output Enable)	Low-level assertion enables output; high or floating forces high-impedance state - supports bus arbitration and power-aware gating.
2	GND	Reference ground for all I/O and internal logic - must be connected before V_CC during power-up to avoid latch-up.
3	A (Input)	5.5 V tolerant buffered input - accepts standard logic thresholds regardless of V_CC setting.
4	V_CC	Core supply rail - determines output voltage swing and drive strength; decoupling capacitor required within 2 mm.
5	Y (Output)	Non-inverting buffered output - drives downstream logic or transmission lines with controlled edge rates.
6	n.c. (No Connect)	Internally unconnected pad - left floating or tied to GND per layout guidelines to minimize parasitic coupling.

Key Features

Feature	Design Value
5.5 V tolerant inputs	Enables interoperability between 1.8 V, 2.5 V, 3.3 V, and 5 V subsystems without external components.
±24 mA output drive	Supports fan-out to multiple LVTTL loads or point-to-point routing on impedance-controlled traces.
Sub-4 ns propagation delay	Maintains setup/hold margins in high-speed synchronous interfaces such as SPI clock domains.
Specified 3-state leakage	Guarantees bus integrity during partial power-down or hot-swap events in modular systems.

Applications

Industrial Sensor Interface

Wearable Device I/O Expansion

Use Scenario: Connecting analog sensor ADC outputs to a low-power MCU with mismatched I/O voltage rails.

IC Role / Device Role / Timing Role: Level-shifting buffer isolating 5 V sensor logic from 1.8 V MCU GPIO while preserving signal integrity.

Use Value: Eliminates need for discrete resistor dividers or dedicated level translators, reducing BOM count and board area.

Use Scenario: Expanding GPIO count on compact wearable SoC without increasing package footprint.

IC Role / Device Role / Timing Role: Non-inverting buffer enabling bidirectional data routing through shared serial bus lines.

Use Value: Provides clean signal re-driving with sub-4 ns delay, maintaining timing alignment across multi-sensor synchronization pulses.

Automotive Body Control Module

Medical Patch Monitor Data Hub

Use Scenario: Interfacing legacy 5 V CAN transceiver status pins to a 3.3 V microcontroller in body electronics.

IC Role / Device Role / Timing Role: Input-tolerant buffer conditioning diagnostic signals for safe sampling by low-voltage logic.

Use Value: Prevents overvoltage damage during transient conditions and ensures reliable fault reporting across supply domains.

Use Scenario: Aggregating ECG, SpO₂, and temperature sensor data streams into a single low-power BLE SoC interface.

IC Role / Device Role / Timing Role: 3-state buffer managing time-multiplexed sensor readout on shared data lines.

Use Value: Enables deterministic bus arbitration with guaranteed high-Z isolation, avoiding cross-talk between biometric channels.

Equivalent & Alternatives

The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G126DBVR	SOT-23-6 package (2.9 × 1.6 mm); slightly higher I_OH/I_OL (±32 mA at 3.3 V).	Better suited for driving longer PCB traces or heavier capacitive loads (>30 pF).	Select when board layout allows larger footprint and higher drive margin is needed.
74AUP1G126GW,125	Lower static current (I_DD = 0.9 μA typ); reduced drive (±4 mA at 3.3 V); operates down to 0.8 V.	Optimized for ultra-low-power always-on monitoring circuits, not high-speed data paths.	Select only for sub-1 MHz control signaling where power budget dominates timing requirements.

Compared with SN74LVC1G126DBVR, the 74LVC1G126GF,132 offers superior board-area efficiency and identical timing behavior; compared with 74AUP1G126GW,125, it delivers 6× higher drive strength and tighter propagation delay control for real-time I/O expansion.

Availability

74LVC1G126GF,132 is available at Aetrix Electronics and suitable for industrial sensor interface, wearable device I/O expansion, and automotive body control module applications requiring stable component supply and long-term production continuity.

Supply support for 74LVC1G126GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74LVC series delivers advanced low-voltage CMOS logic with enhanced noise immunity and rail-to-rail compatibility, designed specifically for mixed-voltage digital interfacing in space- and power-constrained systems.

FAQ

What is the maximum input voltage the 74LVC1G126GF,132 can safely accept?

The device accepts input voltages up to 5.5 V regardless of V_CC level, verified per Nexperia's datasheet Section 6.2. This tolerance allows direct connection to 5 V logic families while operating from 1.8 V or 3.3 V supplies, eliminating external level-shifting circuitry in mixed-voltage designs.

Does the 74LVC1G126GF,132 support hot insertion or partial power-down operation?

Yes - its 3-state outputs maintain leakage current ≤ ±10 μA over −40 °C to +125 °C during V_CC = 0 V conditions, and inputs remain protected up to 5.5 V. This enables safe use in hot-pluggable modules and systems undergoing staggered power sequencing without risk of backfeeding or latch-up.

Can the n.c. pin (Pin 6) be connected to ground or left floating?

Pin 6 is an internally unconnected die pad. Nexperia recommends leaving it floating in most cases; however, grounding it is acceptable if required for mechanical stability or thermal relief, provided no signal traces run adjacent to avoid unintended coupling per Application Note AN10862.

How does the propagation delay vary across supply voltage and temperature?

Propagation delay remains ≤ 4.0 ns from 1.65 V to 5.5 V at 25 °C, and increases to ≤ 5.5 ns at −40 °C and +125 °C across the full V_CC range. These values are fully characterized and guaranteed in the datasheet's AC Electrical Characteristics table (Section 9.2).

74LVC1G126GF,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVC

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT891 (1x1)

74LVC1G126GF,132 FAQ

1.How can I place an order for 74LVC1G126GF,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G126GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G126GF,132 reliable?

The price and inventory of 74LVC1G126GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G126GF,132 is usually 5 days.

3.What payment methods are accepted for 74LVC1G126GF,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G126GF,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G126GF,132?

74LVC1G126GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G126GF,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G126GF,132?

For technical support, including 74LVC1G126GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G126GF,132 requirements.

6.How does Aetrix verify that 74LVC1G126GF,132 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G126GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G126GF,132 meets industry standards.

7.What is the process for return or replacement of 74LVC1G126GF,132?

All 74LVC1G126GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G126GF,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G126GF,132 part is unused and in its original packaging.

Return procedure for 74LVC1G126GF,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…