Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVC1G126GM,132

Part No.:
74LVC1G126GM,132
Manufacturer:
Nexperia USA Inc.
Category:
Buffers, Drivers, Receivers, Transceivers
Package:
6-XFDFN
Datasheet:
Aetrix74LVC1G126GM,132.pdf
Description:
IC BUFFER NON-INVERT 5.5V 6XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,647

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVC1G126GM,132 from Nexperia is a single 3-state bus buffer/line driver with Schmitt-trigger inputs, IOFF partial power-down support, and overvoltage-tolerant inputs up to 5.5 V. It operates from 1.65 V to 5.5 V, delivers ±24 mA output drive at 3.0 V, and functions across –40 °C to +125 °C - enabling level translation between 3.3 V and 5 V logic domains in space-constrained industrial I/O interfaces.

For engineers reviewing the 74LVC1G126GM,132 datasheet, 74LVC1G126GM,132 pinout, 74LVC1G126GM,132 application, or 74LVC1G126GM,132 equivalent, this device serves as a low-power, high-noise-immunity unidirectional buffer for mixed-voltage microcontroller GPIO expansion, sensor interface isolation, and FPGA peripheral bus conditioning where compact XSON6 packaging and guaranteed 3-state behavior during power sequencing are critical.

Technical Context

This device implements a single non-inverting buffer with active-high 3-state output control (OE), enabling bidirectional bus sharing via external logic coordination. Its Schmitt-trigger inputs accept slow-rising signals (Δt/ΔV down to 10 ns/V at VCC ≥ 2.7 V) and tolerate input voltages beyond VCC - essential for robust interfacing with legacy 5 V peripherals in modern low-voltage systems.

The IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current and preventing damage during hot-insertion or partial system power-down. Static leakage remains below ±2 μA under power-off conditions, meeting JEDEC JESD8-7/8C/36 compliance across its full 1.65–5.5 V supply range.

Key Specifications

Parameter Value and Actual Design Meaning
Supply Voltage 1.65 V to 5.5 V - supports direct connection to 1.8 V, 2.5 V, 3.3 V, and 5 V rails without level shifters.
Input Voltage Range –0.5 V to 5.5 V - enables safe interfacing with 5 V TTL outputs even when powered from 1.8 V.
Output Drive ±24 mA at VCC = 3.0 V - sufficient to drive 15 pF loads with <6 ns propagation delay and maintain signal integrity on PCB traces.
Propagation Delay 0.5–4.5 ns (VCC = 3.0–3.6 V) - ensures timing-critical data paths meet setup/hold requirements in high-speed digital subsystems.
IOFF Leakage ±2 μA max at VCC = 0 V - prevents disruptive current flow during power sequencing in multi-rail embedded systems.
Operating Temperature –40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O cards, and outdoor edge-node hardware.
ESD Protection HBM >2000 V, CDM >1000 V - withstands handling and board-level ESD events without latch-up or parametric shift.

Pinout & Package

XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 mm × 1.45 mm × 0.5 mm; thermal pad not present; side-wettable flanks absent; pin 1 index located at lower-left corner beneath marking code "VN".

Pin/Terminal Circuit Role Design Meaning
1 (OE) Output enable input Active-high control: drives Y to high-impedance when LOW; must be pulled HIGH or driven to enable buffer function.
2 (A) Data input Non-inverting input with Schmitt-trigger hysteresis - accepts slow edges and rejects noise spikes ≥150 mV.
3 (GND) Ground reference 0 V return path for all internal logic and output stages; requires low-inductance connection to system ground plane.
4 (Y) Data output 3-state buffered output; sinks or sources up to ±24 mA; high-impedance state isolates downstream loads during OE = LOW.
5 (n.c.) No-connect terminal Internally unconnected; must remain floating - no external biasing or routing permitted.
6 (VCC) Supply voltage Primary power rail; decoupling capacitor (100 nF ceramic) required within 2 mm of this pin for stable operation.

Key Features

Feature Design Value
Wide supply range 1.65–5.5 V operation eliminates need for external voltage translators in mixed-supply systems.
Overvoltage-tolerant inputs Accepts 5.5 V inputs regardless of VCC - enables direct connection to 5 V sensors or legacy controllers while powered from 1.8 V.
IOFF partial power-down Blocks backflow current when VCC = 0 V - protects powered subsystems during hot-swap or staged power-up sequences.
Schmitt-trigger inputs Provides ≥150 mV hysteresis - suppresses false triggering from noisy or slow-rising signals in industrial environments.
Low dynamic power CPD = 25 pF enabled / 6 pF disabled - reduces switching current in battery-powered applications with frequent bus activity.

Applications

Industrial Sensor Interface Microcontroller GPIO Expansion

Use Scenario: Isolating analog sensor ADC lines from noisy digital MCU buses in factory-floor condition monitoring units.

IC Role / Device Role / Timing Role: Unidirectional buffer with 3-state control synchronizes with MCU SPI clock edges to prevent bus contention during ADC conversion cycles.

Use Value: Schmitt-trigger inputs reject EMI-induced glitches on long sensor cables; IOFF prevents current leakage when MCU enters deep sleep mode.

Use Scenario: Extending limited GPIO count on Cortex-M0+ MCUs to drive multiple LED indicators and pushbutton inputs in medical handheld devices.

IC Role / Device Role / Timing Role: Level-translating buffer translates 1.8 V MCU outputs to 3.3 V LED driver inputs while maintaining sub-5 ns timing margins.

Use Value: ±24 mA drive capability directly powers LEDs without external transistors; XSON6 footprint saves >40% board area versus TSSOP5 alternatives.

FPGA Peripheral Bus Conditioning Automotive Body Control Module I/O

Use Scenario: Buffering configuration signals between FPGA banks operating at different voltages (e.g., 2.5 V core, 3.3 V I/O) in programmable logic test equipment.

IC Role / Device Role / Timing Role: Non-inverting buffer with precise enable timing ensures setup/hold compliance for FPGA configuration registers during bitstream loading.

Use Value: Propagation delay variation <1.5 ns across temperature ensures deterministic timing closure; JEDEC JESD8-5/8C compliance guarantees interoperability.

Use Scenario: Interfacing LIN transceiver status pins to 3.3 V microcontroller inputs in automotive door module ECUs exposed to under-hood thermal stress.

IC Role / Device Role / Timing Role: Robust input buffer with –40 °C to +125 °C rating and 5.5 V tolerance handles LIN bus voltage transients and cold-cranking dips.

Use Value: HBM >2000 V ESD rating survives assembly handling and field service; low ICC (<4 μA) minimizes quiescent current in always-on wake-up circuits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part Technical Difference Application Difference Selection Advice
74LVC1G125GM,132 Inverting buffer (A → Y̅); identical pinout, specs, and package Required where signal polarity inversion is needed for bus arbitration or logic compatibility Select only if functional inversion is explicitly required - otherwise 74LVC1G126GM,132 provides direct signal pass-through.
SN74LVC1G126DBVR Same function but in SOT-23-5 (5-pin) package; no n.c. pin; slightly larger footprint (2.9 mm × 1.6 mm) Better suited for manual rework or prototyping due to larger pitch (0.95 mm vs. 0.5 mm) Choose for lab validation or low-volume production where XSON6 soldering capability is unavailable.

Compared with 74LVC1G126GM,132, the 74LVC1G125GM,132 offers identical performance in an inverting configuration, while SN74LVC1G126DBVR trades miniaturization for assembly flexibility - making the GM variant optimal for high-density automotive and industrial PCBs where space and thermal profile are constrained.

Availability

74LVC1G126GM,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, FPGA peripheral conditioning, and microcontroller GPIO expansion requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for 74LVC1G126GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets - delivering robust, scalable components backed by rigorous qualification.

The 74LVC1G126 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, engineered for mixed-voltage interoperability, low static/dynamic power, and rugged operation in harsh environments - targeting space- and power-constrained embedded control nodes.

FAQ

Can 74LVC1G126GM,132 operate with VCC = 1.65 V while accepting 5 V inputs?

Yes. The device features overvoltage-tolerant inputs rated to 5.5 V independent of VCC, allowing safe 5 V signal reception even at minimum 1.65 V supply. Input thresholds scale with VCC (e.g., VIH = 0.65×VCC at 1.65 V), ensuring reliable logic recognition without external clamping.

What is the purpose of the n.c. pin (Pin 5) in the XSON6 package?

Pin 5 is internally unconnected and must remain electrically floating - no external connection, pull-up, or pull-down is permitted. This terminal exists solely for mechanical symmetry and package standardization; routing or biasing it risks violating the device's absolute maximum ratings and may cause parametric drift.

How does IOFF functionality protect the device during partial power-down?

When VCC = 0 V, the IOFF circuit disables both input and output buffers, limiting leakage current to ±2 μA maximum. This prevents reverse current flow from powered downstream circuits into the unpowered IC - eliminating risk of latch-up, overheating, or corruption of active subsystems during staged power cycling.

Is the 74LVC1G126GM,132 compatible with PCB assembly processes using lead-free reflow profiles?

Yes. The XSON6 (SOT886) package is qualified for standard lead-free reflow per JEDEC J-STD-020, with peak temperatures up to 260 °C. Its 0.5 mm pitch and coplanar terminals support automated optical inspection (AOI) and X-ray void detection, ensuring high first-pass yield in high-volume SMT lines.

74LVC1G126GM,132 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVC
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
Buffer, Non-Inverting
Number of Elements:
1
Number of Bits per Element:
1
Input Type:
-
Output Type:
3-State
Current - Output High, Low:
32mA, 32mA
Voltage - Supply:
1.65V ~ 5.5V
Operating Temperature:
-40°C ~ 125°C (TA)
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON, SOT886 (1.45x1)

74LVC1G126GM,132 FAQ

1.How can I place an order for 74LVC1G126GM,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G126GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G126GM,132 reliable?

The price and inventory of 74LVC1G126GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G126GM,132 is usually 5 days.

3.What payment methods are accepted for 74LVC1G126GM,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G126GM,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G126GM,132?

74LVC1G126GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G126GM,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G126GM,132?

For technical support, including 74LVC1G126GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G126GM,132 requirements.

6.How does Aetrix verify that 74LVC1G126GM,132 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G126GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G126GM,132 meets industry standards.

7.What is the process for return or replacement of 74LVC1G126GM,132?

All 74LVC1G126GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G126GM,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G126GM,132 part is unused and in its original packaging.

Return procedure for 74LVC1G126GM,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVC1G126GM,132 Tags

  • 74LVC1G126GM,132
  • 74LVC1G126GM,132 PDF
  • 74LVC1G126GM,132 Datasheet
  • 74LVC1G126GM,132 Specifications
  • 74LVC1G126GM,132 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVC1G126GM,132
  • Buy 74LVC1G126GM,132
  • 74LVC1G126GM,132 Price
  • 74LVC1G126GM,132 Distributor
  • 74LVC1G126GM,132 Supplier
  • 74LVC1G126GM,132 Wholesale
Related Products
SN74LVC1G17DBVR
SN74LVC1G17DBVR

Texas Instruments

SN74LVC1G07DCKR
SN74LVC1G07DCKR

Texas Instruments

SN74LVC1G17DCKR
SN74LVC1G17DCKR

Texas Instruments

SN74LVC1G07DBVR
SN74LVC1G07DBVR

Texas Instruments

SN74LVC1G125DCKR
SN74LVC1G125DCKR

Texas Instruments

SN74AHCT1G126DBVR
SN74AHCT1G126DBVR

Texas Instruments

SN74LVC1G125DBVR
SN74LVC1G125DBVR

Texas Instruments

SN74AHCT1G125DBVR
SN74AHCT1G125DBVR

Texas Instruments

SN74LVC2G17DBVR
SN74LVC2G17DBVR

Texas Instruments

SN74LVC2G07DCKR
SN74LVC2G07DCKR

Texas Instruments

SN74LVC1G34DCKR
SN74LVC1G34DCKR

Texas Instruments

SN74LVC2G17DCKR
SN74LVC2G17DCKR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER