Nexperia USA Inc. 74LVC1G126GV,125
- Part No.:
- 74LVC1G126GV,125
- Manufacturer:
- Nexperia USA Inc.
- Package:
- SC-74A, SOT-753
- Datasheet:
-
74LVC1G126GV,125.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SC74A
- Quantity:
- Payment:

- Shipping:

Inventory:574,645
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G126GV,125 from Nexperia is a single 3-state bus buffer/line driver with Schmitt-trigger inputs, IOFF partial power-down protection, and 1.65 V to 5.5 V supply operation. It enables level translation between 3.3 V and 5 V logic domains, delivers ±24 mA output drive at 3.0 V, and operates across –40 °C to +125 °C for industrial interface applications.
For engineers reviewing the 74LVC1G126GV,125 datasheet, 74LVC1G126GV,125 pinout, 74LVC1G126GV,125 application, or 74LVC1G126GV,125 equivalent, this device serves as a compact, low-power, voltage-tolerant buffer in mixed-voltage I/O expansion, sensor interface conditioning, and microcontroller peripheral isolation circuits where space-constrained SC-74A packaging and robust IOFF behavior are required.
Technical Context
This device implements a non-inverting buffer with active-high 3-state control (OE), enabling bidirectional bus management via external enable signaling. Its Schmitt-trigger inputs accept slow-rising signals and reject noise up to ±0.3 V hysteresis depending on VCC, while IOFF circuitry disables output leakage when VCC = 0 V.
It complies with JEDEC standards JESD8-7, JESD8-5, JESD8C, and JESD36 across its full 1.65–5.5 V operating range and supports TTL-level input compatibility. Propagation delay ranges from 0.5 ns (VCC = 5.5 V) to 10.5 ns (VCC = 1.65 V, –40 °C to +85 °C), with disable time as low as 4.2 ns under same conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - Sufficient to drive 15 pF loads with <6 ns propagation delay and maintain signal integrity on short PCB traces. |
| IOFF Leakage Current | ±2 μA at VCC = 0 V - Prevents backflow current during hot-swap or partial power-down, protecting upstream drivers and downstream loads. |
| Input Hysteresis | Typ. 0.3 V to 0.8 V - Tolerates slow edge rates (≤20 ns/V) and rejects high-frequency noise in noisy industrial environments. |
| Operating Temperature | –40 °C to +125 °C - Qualified for under-hood automotive, industrial PLC, and motor control applications requiring extended thermal margin. |
| ESD Robustness | HBM >2000 V, CDM >1000 V - Survives handling and board assembly without additional protection circuitry. |
| Propagation Delay | 0.5 ns to 10.5 ns - Supports data rates up to ~200 MHz in point-to-point configurations with controlled trace impedance. |
Pinout & Package
74LVC1G126GV,125 uses the SC-74A (SOT753) surface-mount package: plastic, 5-lead, body size 3.0 mm × 1.3 mm × 1.1 mm, with gull-wing leads and pin 1 indicator below marking "V26".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable input | Active-high control: drives Y to high-impedance when LOW; enables buffer pass-through when HIGH. |
| 2 (A) | Data input | Non-inverting input with Schmitt-trigger threshold; accepts 0–5.5 V regardless of VCC. |
| 3 (GND) | Ground reference | 0 V return path for all internal circuitry and output current sinking. |
| 4 (Y) | Data output | 3-state buffered output; sinks or sources up to ±24 mA with rail-to-rail swing. |
| 5 (VCC) | Power supply | Primary supply rail (1.65–5.5 V); powers internal logic and output stage; enables IOFF when at 0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply voltage range | Operates from 1.65 V to 5.5 V - eliminates need for separate voltage regulators in multi-rail systems. |
| Overvoltage-tolerant inputs | Accepts up to 5.5 V regardless of VCC - enables safe interfacing with legacy 5 V peripherals while powered from 3.3 V. |
| IOFF partial power-down | Blocks backflow current when VCC = 0 V - essential for hot-plug I/O expansion cards and modular system architectures. |
| High noise immunity | Input hysteresis ≥0.3 V and CMOS input structure - suppresses EMI-induced glitches in factory automation and motor drive environments. |
| Low dynamic power | CPD = 25 pF (enabled), 6 pF (disabled) - reduces switching losses in battery-powered or thermally constrained designs. |
Applications
| Industrial Sensor Interface | Microcontroller I/O Expansion |
|---|---|
Use Scenario: Isolating analog sensor ADC outputs from noisy digital buses in programmable logic controllers. IC Role / Device Role / Timing Role: Unidirectional buffer with 3-state control decouples sensor domain from MCU domain during reconfiguration cycles. Use Value: Prevents ground bounce and crosstalk-induced measurement errors by breaking DC coupling while maintaining fast edge fidelity (tpd ≤ 5.5 ns @ 3.3 V). |
Use Scenario: Adding GPIO lines to an ARM Cortex-M4-based edge node using a shared SPI/I²C bus. IC Role / Device Role / Timing Role: Level-translating buffer enabling 5 V actuator control signals from a 3.3 V MCU without external translators. Use Value: Eliminates need for discrete MOSFET translators, reducing BOM count and layout area while supporting 200 MHz toggle rates. |
| Automotive Body Control Module | Consumer USB Hub Signal Conditioning |
Use Scenario: Driving LED status indicators and relay drivers from a CAN-connected microcontroller in cabin electronics. IC Role / Device Role / Timing Role: Output-enable-controlled buffer ensures LEDs remain off during MCU reset or firmware update sequences. Use Value: IOFF functionality prevents unintended LED illumination or relay activation during power sequencing, meeting ISO 16750-2 cold-crank requirements. |
Use Scenario: Buffering D+ and D− lines between USB 2.0 host controller and downstream ports in compact docking stations. IC Role / Device Role / Timing Role: Low-capacitance (CI = 5 pF), low-skew buffer preserves signal integrity across split traces. Use Value: Maintains USB eye diagram compliance (tPLH/tPHL matching ≤0.5 ns) and reduces jitter accumulation over multiple hub tiers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Same logic function and pinout; TI version uses SOT-23-5 (same footprint as SC-74A), but lacks side-wettable flanks and has higher max ICC (10 μA vs 4 μA). | Approved for TI-designated automotive AEC-Q100 Grade 1; not qualified to –40 °C to +125 °C industrial temp grade out-of-box. | Select if TI ecosystem alignment or existing SOT-23-5 footprint reuse is prioritized over ultra-low quiescent current. |
| 74AUP1G126GW,125 | Nexperia's lower-power variant: 1.1–3.6 V only, 0.9 μA ICC (typ), 3.5 ns tpd @ 3.3 V - optimized for battery-powered devices. | Not rated above 3.6 V; cannot replace 74LVC1G126GV,125 in 5 V mixed-signal interfaces or industrial 5 V backplanes. | Select when supply is strictly ≤3.3 V and sub-1 μA sleep current is mandatory, e.g., wearable sensor nodes. |
Compared with SN74LVC1G126DBVR and 74AUP1G126GW,125, the 74LVC1G126GV,125 uniquely balances wide-voltage operation (1.65–5.5 V), industrial temperature rating, and ultra-low IOFF leakage - making it the only choice for hot-swappable 5 V peripheral modules in harsh environments.
Availability
74LVC1G126GV,125 is available at Aetrix Electronics and suitable for industrial sensor interface, microcontroller I/O expansion, and automotive body control module applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC1G126GV,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete components, serving automotive, industrial, and consumer markets with scalable manufacturing and rigorous qualification.
The 74LVC1G126 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, designed specifically for robust, low-power, mixed-voltage interface bridging in space-constrained embedded systems demanding industrial-grade reliability.
FAQ
Does 74LVC1G126GV,125 support true bidirectional data flow?
No. It is a unidirectional non-inverting buffer with active-high 3-state output control (OE). Data flows only from input A to output Y. Bidirectional operation requires external direction control logic or a dedicated transceiver like the 74LVC245.
Can 74LVC1G126GV,125 be used with a 1.2 V supply?
No. The absolute minimum recommended supply voltage is 1.65 V per Table 6. At 1.2 V, VIH/VIL thresholds become undefined, output drive collapses below specification, and IOFF protection may not activate reliably - risking latch-up or excessive leakage.
What is the maximum capacitive load this buffer can drive reliably?
Driving 50 pF loads is validated per Table 10 test conditions (tPLH/tPHL measured with CL = 50 pF). For reliable signal integrity beyond 50 pF, add series termination or reduce edge rate using input RC filtering - propagation delay increases linearly with load capacitance.
Is the SC-74A package (SOT753) compatible with standard SOT-23-5 reflow profiles?
Yes. SOT753 shares identical thermal mass and lead geometry with JEDEC-standard SOT-23-5. It is compatible with IPC/JEDEC J-STD-020D reflow profiles for SnPb and Pb-free solder, including peak temperatures up to 260 °C for ≤30 seconds.
74LVC1G126GV,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-74A
74LVC1G126GV,125 FAQ
1.How can I place an order for 74LVC1G126GV,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G126GV,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G126GV,125 reliable?
The price and inventory of 74LVC1G126GV,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G126GV,125 is usually 5 days.
3.What payment methods are accepted for 74LVC1G126GV,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G126GV,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G126GV,125?
74LVC1G126GV,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G126GV,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G126GV,125?
For technical support, including 74LVC1G126GV,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G126GV,125 requirements.
6.How does Aetrix verify that 74LVC1G126GV,125 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G126GV,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G126GV,125 meets industry standards.
7.What is the process for return or replacement of 74LVC1G126GV,125?
All 74LVC1G126GV,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G126GV,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G126GV,125 part is unused and in its original packaging.
Return procedure for 74LVC1G126GV,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G126GV,125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

