Nexperia USA Inc. 74LVC1G126GW,165
- Part No.:
- 74LVC1G126GW,165
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74LVC1G126GW,165.pdf
- Description:
- IC BUF NON-INVERT 5.5V 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,748
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G126GW,165 from Nexperia is a single 3-state bus buffer/line driver with Schmitt-trigger inputs, operating from 1.65 V to 5.5 V supply, supporting mixed-voltage translation between 3.3 V and 5 V systems, delivering ±24 mA output drive at VCC = 3.0 V, and rated for -40 °C to +125 °C ambient operation.
For engineers reviewing the 74LVC1G126GW,165 datasheet, 74LVC1G126GW,165 pinout, 74LVC1G126GW,165 application, or 74LVC1G126GW,165 equivalent, this device serves as a voltage-tolerant, low-power logic interface in space-constrained industrial control I/O expansion, automotive body electronics signal conditioning, and portable embedded system level-shifting circuits.
Technical Context
This device implements a non-inverting buffer with active-high 3-state output enable (OE), enabling bidirectional bus control via external gating. Its Schmitt-trigger inputs tolerate slow-rising signals (Δt/ΔV up to 20 ns/V at VCC = 1.65 V) and reject noise exceeding typical CMOS thresholds.
The IOFF circuit ensures safe partial power-down operation: when VCC = 0 V, output leakage remains ≤±2 μA and backflow current is blocked, preserving integrity in hot-swap or power-gated subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - supports direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without external level shifters. |
| Input Voltage Tolerance | Up to 5.5 V - enables overvoltage-tolerant input operation even when VCC is as low as 1.65 V, critical for mixed-supply translation. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive standard 50 Ω transmission lines or multiple CMOS/TTL loads without buffering. |
| Propagation Delay | 0.5 ns to 4.5 ns (VCC = 3.0–3.6 V) - ensures sub-5 ns timing margin for high-speed digital control paths in real-time systems. |
| IOFF Leakage Current | ≤±2 μA at VCC = 0 V - prevents damaging backflow during power sequencing or partial shutdown in multi-rail designs. |
| ESD Robustness | HBM > 2000 V, CDM > 1000 V - meets industrial-grade ESD immunity requirements per ANSI/ESDA/JEDEC JS-001 & JS-002. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and extended-temperature embedded controllers. |
Pinout & Package
TSSOP5 (SOT353-1) package: plastic thin shrink small outline, 5-lead, 1.25 mm body width, 0.65 mm lead pitch, 1.3 mm height - optimized for automated placement and reflow in high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable input | Active-high control: drives Y to high-impedance when low; enables buffered A→Y pass-through when high. |
| 2 (A) | Data input | Non-inverting input with Schmitt-trigger hysteresis - rejects noise on slow-rising control or sensor signals. |
| 3 (GND) | Ground reference | 0 V return path for all internal logic and output stages; must be low-inductance connection for stable switching. |
| 4 (Y) | 3-state output | Buffered, non-inverted copy of A when OE = HIGH; high-Z state when OE = LOW - enables shared-bus arbitration. |
| 5 (VCC) | Supply voltage | Primary power rail (1.65–5.5 V); powers internal logic and output stage; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range | 1.65 V to 5.5 V operation - eliminates need for separate voltage translators in heterogeneous logic domains. |
| Schmitt-trigger inputs | Typical hysteresis ≥0.3 V at VCC = 3.3 V - suppresses chatter on noisy or slow-switching GPIO, encoder, or switch inputs. |
| IOFF partial power-down | Output disabled and leakage limited to ±2 μA when VCC = 0 V - enables safe hot-plug and dynamic power gating. |
| Overvoltage-tolerant inputs | Inputs withstand 5.5 V regardless of VCC setting - allows direct connection to 5 V sensors or legacy peripherals while powered from 1.8 V. |
| Low dynamic power | CPD = 25 pF (enabled), 6 pF (disabled) - reduces switching power by >75% in 3-state idle mode for battery-sensitive applications. |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
|
Use Scenario: Isolating and translating digital I/O signals between microcontroller GPIO (3.3 V) and external 5 V field devices (relays, sensors). IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing voltage translation and bus contention protection on shared control lines. Use Value: Eliminates discrete level-shifters; Schmitt inputs suppress EMI-induced glitches on long cable runs; IOFF prevents backfeed during controller reset. |
Use Scenario: Driving LED status indicators and reading door lock switch states in a 12 V vehicle platform with 3.3 V MCU core. IC Role / Device Role / Timing Role: Input conditioner and output driver with overvoltage tolerance and robust ESD immunity for harsh automotive environments. Use Value: Withstands load-dump transients on input lines; ±24 mA drive directly lights multiplexed LEDs; -40 °C to +125 °C rating matches under-dash thermal profile. |
| Portable Medical Sensor Hub | IoT Edge Node Signal Conditioning |
|
Use Scenario: Interfacing low-power analog sensor ADC outputs (1.8 V logic) with a higher-voltage wireless SoC (3.3 V) in a battery-powered wearable. IC Role / Device Role / Timing Role: Low-quiescent-current bus buffer enabling bidirectional data flow with minimal standby power penalty. Use Value: ICC ≤ 4 μA at VCC = 3.3 V extends battery life; 1.65 V minimum VCC allows operation down to near-dead battery voltage. |
Use Scenario: Level-shifting UART, SPI, or GPIO signals between an ultra-low-power MCU (1.8 V) and environmental sensors (3.3 V or 5 V). IC Role / Device Role / Timing Role: Voltage-flexible interface IC ensuring reliable communication across mixed-supply subsystems in compact edge nodes. Use Value: Single-device solution replaces dual-rail translators; TSSOP5 footprint fits <5 mm² board area; JEDEC-compliant timing guarantees interoperability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | TI part in SOT-23-5 package; identical logic function but lacks side-wettable flanks and has slightly higher ICC (10 μA max). | Preferred where legacy TI design reuse is required; less suitable for automated optical inspection (AOI) due to non-SWF package. | Select if sourcing from TI-authorized channels is mandatory; verify thermal derating curves differ vs. Nexperia's TSSOP5. |
| 74LVC1G125GW,165 | Nexperia pin-compatible variant with active-low OE (instead of active-high); otherwise identical electrical specs and packaging. | Required when system-level OE control is inverted (e.g., driven by open-drain MCU pins or shared enable busses). | Choose only when OE polarity must match existing schematic logic; no performance trade-off - same speed, drive, and temp rating. |
Compared with SN74LVC1G126DBVR and 74LVC1G125GW,165, the 74LVC1G126GW,165 offers superior AOI compatibility via SWF-capable TSSOP5, lower quiescent current, and guaranteed -40 °C to +125 °C operation without derating - making it optimal for high-reliability, volume-manufactured edge devices.
Availability
74LVC1G126GW,165 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and portable medical sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC1G126GW,165 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential semiconductors, delivering high-performance, reliable components for automotive, industrial, and consumer markets with leadership in logic, MOSFETs, and ESD protection.
The 74LVC1G126 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, engineered for robust mixed-voltage interfacing, low-power operation, and extended temperature reliability in space- and power-constrained embedded systems.
FAQ
What is the maximum input voltage the 74LVC1G126GW,165 can tolerate when VCC = 1.8 V?
The device accepts inputs up to 5.5 V regardless of VCC level, as confirmed in Table 5 (Limiting Values) and Table 6 (Recommended Operating Conditions). This overvoltage tolerance enables direct connection to 5 V sensors or legacy peripherals while powered from 1.8 V, eliminating external clamping diodes or level shifters in mixed-supply designs.
Does the 74LVC1G126GW,165 support hot-swap or partial power-down operation?
Yes - its IOFF circuitry actively disables the output and limits leakage to ≤±2 μA when VCC = 0 V, preventing damaging backflow current during hot-insertion or staged power sequencing. This behavior is fully characterized in Table 7 (Static Characteristics) under IOFF test conditions and applies across the full -40 °C to +125 °C temperature range.
How does the Schmitt-trigger input improve noise immunity compared to standard CMOS inputs?
Schmitt-trigger inputs provide hysteresis (typically ≥0.3 V at VCC = 3.3 V), meaning the rising and falling input thresholds differ. This prevents multiple output transitions caused by slow or noisy edges - a key advantage for interfacing with mechanical switches, rotary encoders, or long traces in electrically noisy industrial environments, as explicitly stated in Section 1 and Table 7.
Is the TSSOP5 (SOT353-1) package of the 74LVC1G126GW,165 compatible with standard reflow profiles?
Yes - the SOT353-1 package is qualified for standard lead-free reflow per J-STD-020, with peak temperature up to 260 °C. Its 1.25 mm body width and 0.65 mm pitch are supported by mainstream pick-and-place and reflow equipment; the package outline drawing (Fig. 7) and thermal derating data (Table 5 footnote [2]) confirm manufacturability in high-volume SMT lines.
74LVC1G126GW,165 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74LVC1G126GW,165 FAQ
1.How can I place an order for 74LVC1G126GW,165 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G126GW,165 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G126GW,165 reliable?
The price and inventory of 74LVC1G126GW,165 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G126GW,165 is usually 5 days.
3.What payment methods are accepted for 74LVC1G126GW,165?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G126GW,165 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G126GW,165?
74LVC1G126GW,165 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G126GW,165 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G126GW,165?
For technical support, including 74LVC1G126GW,165 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G126GW,165 requirements.
6.How does Aetrix verify that 74LVC1G126GW,165 is sourced from the original manufacturer or authorized distributors?
All 74LVC1G126GW,165 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G126GW,165 meets industry standards.
7.What is the process for return or replacement of 74LVC1G126GW,165?
All 74LVC1G126GW,165 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G126GW,165, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G126GW,165 part is unused and in its original packaging.
Return procedure for 74LVC1G126GW,165:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G126GW,165 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)