Nexperia USA Inc. 74LVC1G126GW-Q100H
- Part No.:
- 74LVC1G126GW-Q100H
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74LVC1G126GW-Q100H.pdf
- Description:
- IC BUF NON-INVERT 5.5V 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC1G126GW-Q100 from Nexperia is a single-channel 3-state bus buffer/line driver qualified to AEC-Q100 Grade 1 (−40 °C to +125 °C), supporting 1.65 V to 5.5 V supply, overvoltage-tolerant 5.5 V inputs, and ±24 mA output drive at 3.0 V - used in automotive infotainment data routing where level translation between 3.3 V microcontrollers and 5 V peripherals is required.
For engineers reviewing the 74LVC1G126GW-Q100 datasheet, 74LVC1G126GW-Q100 pinout, 74LVC1G126GW-Q100 application, or 74LVC1G126GW-Q100 equivalent, key selection criteria include IOFF-enabled partial power-down capability, Schmitt-trigger input noise immunity, TSSOP5 package compatibility with automated optical inspection, and guaranteed 3-state timing across automotive temperature range.
Technical Context
This device implements a non-inverting buffer with active-high 3-state control (OE), enabling bidirectional bus isolation in mixed-voltage automotive subsystems. Its Schmitt-trigger inputs accept slow-rising signals (Δt/ΔV down to 20 ns/V at 1.65 V), while IOFF circuitry disables outputs during VCC ramp-down to prevent backfeed current.
The logic function table confirms deterministic behavior: OE = HIGH enables transparent A→Y path; OE = LOW forces Y into high-impedance state regardless of A. Propagation delay ranges from 0.5 ns (min) to 6 ns (max) at 3.0–3.6 V, with enable/disable times tightly specified for synchronous bus arbitration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| Input voltage tolerance | Up to 5.5 V - allows safe connection to 5 V sources even when VCC = 1.65 V, enabling mixed-voltage translation |
| Output drive strength | ±24 mA at VCC = 3.0 V - sufficient to drive 50 pF loads with <6 ns propagation delay in automotive ambient |
| IOFF leakage current | ±2 μA max at VCC = 0 V - prevents damaging backflow during hot-swap or partial power-down sequences |
| Operating temperature | −40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood and dashboard ECUs |
| ESD robustness | HBM >2000 V, CDM >1000 V - meets automotive system-level ESD immunity requirements without external protection |
Pinout & Package
TSSOP5 (SOT353-1) package: plastic thin shrink small outline, 5-lead, 1.25 mm body width, 0.65 mm lead pitch, designed for high-density automotive PCB layouts and AOI-compatible solder joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Output enable input | Active-high control: drives Y to high-Z when LOW; enables A→Y pass-through when HIGH |
| 2 - A | Data input | Non-inverting input with Schmitt-trigger threshold - rejects noise on slow-rising sensor or switch signals |
| 3 - GND | Ground reference | 0 V return path for all internal logic and output stages; must be low-inductance connection in automotive harness interfaces |
| 4 - Y | Data output | 3-state buffered output with ±24 mA drive - connects directly to shared bus lines or downstream logic inputs |
| 5 - VCC | Supply voltage | Primary power rail (1.65–5.5 V); powers internal logic and output stage; IOFF remains active even during VCC ramp-down |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for −40 °C to +125 °C operation with lifetime reliability testing per automotive stress standards |
| IOFF partial power-down | Automatically disables output and blocks reverse current when VCC = 0 V - critical for modular ECU hot-plug scenarios |
| Schmitt-trigger inputs | Input hysteresis ≥0.3 V at 3.3 V - eliminates chatter on noisy CAN/LIN bus monitoring or mechanical switch inputs |
| Overvoltage-tolerant inputs | Accepts 5.5 V signals independent of VCC - enables direct connection to legacy 5 V sensors without external clamping diodes |
| Low dynamic power | CPD = 25 pF enabled / 6 pF disabled - reduces switching current in always-on vehicle networks like body control modules |
Applications
| Infotainment Display Interface | Body Control Module Bus Isolation |
|---|---|
Use Scenario: Routing GPIO signals from a 3.3 V application processor to 5 V display backlight drivers and touch controller I²C pull-ups. IC Role / Device Role / Timing Role: Level-translating buffer with 3-state control synchronized to display power sequencing. Use Value: Eliminates discrete level shifters; IOFF prevents backfeed when display module powers down independently. | Use Scenario: Isolating door lock actuator control lines from main BCM microcontroller during firmware update. IC Role / Device Role / Timing Role: Bus buffer with fast disable time (≤7 ns max) to decouple actuator drivers before MCU reset. Use Value: Guarantees no spurious actuation during reprogramming; Schmitt inputs reject EMI from nearby motors. |
| ADAS Camera Data Mux | Electric Power Steering Sensor Hub |
Use Scenario: Multiplexing LVDS or parallel video data paths from multiple cameras onto a shared image processor bus. IC Role / Device Role / Timing Role: Single-channel 3-state driver enabling time-division multiplexing of camera frame sync signals. Use Value: Sub-6 ns propagation delay ensures precise timing alignment across camera streams; 125 °C rating supports under-hood mounting. | Use Scenario: Consolidating analog sensor outputs (steering angle, torque, motor current) into a digital hub before SPI transmission to EPS ECU. IC Role / Device Role / Timing Role: Signal conditioning buffer with noise-immune inputs interfacing to hall-effect and resistive sensors. Use Value: Schmitt-trigger inputs suppress EMI from high-current motor phases; overvoltage tolerance accommodates sensor supply transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126QDRYRQ1 | TI part in 5-pin X2SON (1.0 × 0.8 mm); identical logic function but lower max output drive (±12 mA @ 3.3 V) | Targeted at space-constrained ADAS domain controllers where board area is prioritized over drive strength | Select when footprint reduction outweighs need for ±24 mA drive; verify thermal derating in sealed enclosures |
| 74LVC1G125GW-Q100 | Nexperia pin-compatible variant with active-low OE (pin 1 = /OE); otherwise identical electrical specs and qualification | Required where system-level OE control logic is inverted (e.g., driven by open-drain microcontroller pins) | Drop-in replacement only if OE polarity matches existing schematic; no change to timing or drive capability |
Compared with SN74LVC1G126QDRYRQ1, the 74LVC1G126GW-Q100 delivers double the output current for driving heavier capacitive loads, while versus 74LVC1G125GW-Q100 it provides direct OE polarity alignment with standard push-pull control signals - both distinctions impact signal integrity and layout reuse in automotive production designs.
Availability
74LVC1G126GW-Q100 is available at Aetrix Electronics and suitable for automotive infotainment display interfaces, body control module bus isolation, ADAS camera data multiplexing, and electric power steering sensor hubs requiring stable component supply across extended temperature and long product lifecycles.
Supply support for 74LVC1G126GW-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions optimized for automotive, industrial, and mobile applications.
The 74LVC1G126-Q100 belongs to Nexperia's automotive-qualified LVC logic family, engineered specifically for robust signal integrity and fail-safe operation in harsh-temperature vehicle subsystems including powertrain, chassis, and ADAS domains.
FAQ
Does the 74LVC1G126GW-Q100 support hot insertion in powered systems?
Yes - its IOFF circuitry actively disables the output and limits backflow current to ±2 μA when VCC = 0 V, enabling safe hot-plug operation in modular automotive ECUs. This behavior is verified across −40 °C to +125 °C and does not require external biasing or control sequencing.
What is the maximum capacitive load this buffer can drive while maintaining timing specs?
At VCC = 3.3 V and Tamb = 25 °C, the device maintains tpd ≤ 4.5 ns and ten/tdis ≤ 7 ns up to 50 pF load capacitance, as validated in the official test circuit (Fig. 6) with RL = 500 Ω. For 30 pF loads, propagation delay improves to ≤ 2.0 ns typical.
Can this buffer translate between 1.8 V and 5 V logic without external components?
Yes - inputs tolerate up to 5.5 V regardless of VCC setting, and the output swings rail-to-rail (VOH ≥ VCC − 0.55 V, VOL ≤ 0.55 V at 24 mA). When VCC = 1.8 V, it accepts 5 V inputs and outputs 0/1.8 V levels compatible with downstream 1.8 V receivers.
Is the TSSOP5 package (SOT353-1) compatible with standard reflow profiles for lead-free assembly?
Yes - the SOT353-1 package is qualified for JEDEC J-STD-020D-compliant lead-free reflow, with peak temperature up to 260 °C for ≤ 30 seconds. Its 1.25 mm body width and 0.65 mm pitch meet IPC-A-610 Class 3 acceptance criteria for automotive production.
74LVC1G126GW-Q100H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74LVC1G126GW-Q100H FAQ
1.How can I place an order for 74LVC1G126GW-Q100H through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC1G126GW-Q100H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC1G126GW-Q100H reliable?
The price and inventory of 74LVC1G126GW-Q100H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G126GW-Q100H is usually 5 days.
3.What payment methods are accepted for 74LVC1G126GW-Q100H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G126GW-Q100H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC1G126GW-Q100H?
74LVC1G126GW-Q100H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC1G126GW-Q100H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC1G126GW-Q100H?
For technical support, including 74LVC1G126GW-Q100H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G126GW-Q100H requirements.
6.How does Aetrix verify that 74LVC1G126GW-Q100H is sourced from the original manufacturer or authorized distributors?
All 74LVC1G126GW-Q100H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G126GW-Q100H meets industry standards.
7.What is the process for return or replacement of 74LVC1G126GW-Q100H?
All 74LVC1G126GW-Q100H units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G126GW-Q100H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC1G126GW-Q100H part is unused and in its original packaging.
Return procedure for 74LVC1G126GW-Q100H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC1G126GW-Q100H Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)