Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVC1G386GW,125

Part No.:
74LVC1G386GW,125
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters
Package:
6-TSSOP, SC-88, SOT-363
Datasheet:
Aetrix74LVC1G386GW,125.pdf
Description:
IC GATE XOR 1CH 3-INP 6TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,982

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVC1G386GW,125 from Nexperia is a single 3-input EXCLUSIVE-OR gate in TSSOP6 (SOT363-2) package, operating from 1.65 V to 5.5 V supply, with ±24 mA output drive at 3.0 V, Schmitt-trigger inputs for noise immunity, and IOFF partial power-down protection. It functions as a logic-level translator in mixed-voltage 3.3 V/5 V digital interfaces, such as UART signal conditioning or address bus parity generation.

For engineers reviewing the 74LVC1G386GW,125 datasheet, 74LVC1G386GW,125 pinout, 74LVC1G386GW,125 application, or 74LVC1G386GW,125 equivalent, this device supports voltage translation, low-power logic synthesis, and robust input timing tolerance in industrial control I/O expansion and embedded microcontroller peripheral interfacing.

Technical Context

The 74LVC1G386GW implements a true 3-input XOR function (Y = A ⊕ B ⊕ C), with propagation delays as low as 1.0 ns at VCC = 4.5–5.5 V and 9.5 ns max at VCC = 3.0–3.6 V over –40 °C to +125 °C. Its Schmitt-trigger inputs accept slow-rising signals and reject noise up to 30% of VCC.

IOFF circuitry disables outputs during power-down, blocking backflow current when VCC = 0 V, while overvoltage-tolerant inputs withstand up to 5.5 V regardless of supply level. Static input leakage remains ≤±1 μA across full temperature and voltage range.

Key Specifications

Parameter Value and Actual Design Meaning
Logic Function 3-input exclusive-OR (Y = A ⊕ B ⊕ C); enables parity generation and controlled signal inversion
Supply Voltage Range 1.65 V to 5.5 V; supports direct interface with both 3.3 V and 5 V logic families
Output Drive ±24 mA at VCC = 3.0 V; sufficient to drive multiple LVC loads or small capacitive traces
Propagation Delay 1.0–7.0 ns (VCC = 4.5–5.5 V); ensures sub-100 MHz toggle capability in synchronous paths
IOFF Leakage ≤±2 μA at VCC = 0 V; prevents bus contention during hot-swap or partial system shutdown
Input Thresholds VIL ≤ 0.3×VCC, VIH ≥ 0.7×VCC (VCC = 4.5–5.5 V); guarantees TTL-compatible switching margins
ESD Rating HBM > 2000 V, CDM > 1000 V; meets industrial handling requirements without external protection

Pinout & Package

TSSOP6 plastic thin shrink small outline package (SOT363-2), 6-pin, body width 1.25 mm, lead pitch 0.65 mm, rated for –40 °C to +125 °C operation.

Pin/Terminal Circuit Role Design Meaning
1 (A) Data input First XOR operand; Schmitt-triggered for noise rejection and slow-edge tolerance
2 (GND) Ground reference 0 V return path; must be low-inductance for stable logic thresholds and ESD discharge
3 (B) Data input Second XOR operand; electrically identical to Pin 1, supports mixed-voltage driving
4 (Y) Data output Inverting/non-inverting result of A⊕B⊕C; rail-to-rail CMOS output with 24 mA sink/source
5 (VCC) Supply voltage Primary power rail; IOFF active when VCC = 0 V; decoupling capacitor required within 5 mm
6 (C) Data input Third XOR operand; enables 3-bit parity computation or multi-signal arbitration logic

Key Features

Feature Design Value
Wide supply range 1.65–5.5 V operation eliminates need for level-shifters in mixed-voltage systems
Overvoltage-tolerant inputs Inputs withstand 5.5 V even at VCC = 1.65 V, enabling safe 5 V signal injection into 1.8 V domains
Schmitt-trigger inputs Hysteresis ≥ 0.3 V at VCC = 3.3 V improves noise margin and eliminates contact bounce artifacts
IOFF partial power-down Outputs go high-impedance when VCC = 0 V, preventing backfeed current in live-backplane applications
High noise immunity CMOS input structure with >40% noise margin at VCC = 3.3 V reduces false triggering in noisy environments

Applications

Industrial PLC I/O Expansion Microcontroller Peripheral Interface

Use Scenario: Adding isolated digital input channels to a 3.3 V PLC CPU board receiving 5 V sensor signals.

IC Role / Device Role / Timing Role: Logic-level translator and signal conditioner between 5 V field sensors and 3.3 V MCU GPIO, with Schmitt-trigger filtering of noisy switch inputs.

Use Value: Eliminates discrete resistor-divider networks and external hysteresis components while maintaining <2 ns added delay in critical feedback loops.

Use Scenario: Generating parity bits for an 8-bit address bus in an ARM Cortex-M4-based motor controller.

IC Role / Device Role / Timing Role: 3-input XOR gate cascaded to compute odd/even parity across three address lines for error detection in memory-mapped peripherals.

Use Value: Provides deterministic 7.5 ns max propagation at 3.3 V, fitting within tight 25 ns bus cycle timing budgets without clock stretching.

USB-to-UART Bridge Signal Conditioning Automotive Body Control Module Diagnostics

Use Scenario: Cleaning up inverted RTS/CTS handshake signals between a 5 V USB-UART IC and a 3.3 V host MCU.

IC Role / Device Role / Timing Role: Bidirectional logic translator with IOFF support, allowing safe hot-plug of USB adapter while MCU is powered down.

Use Value: Prevents back-current flow into the MCU's 3.3 V rail during USB disconnect, avoiding latch-up risk per JEDEC JESD78.

Use Scenario: Implementing diagnostic LED blink patterns based on combined status flags (CAN error, power fault, thermal warning) in a BCM.

IC Role / Device Role / Timing Role: Combinational logic element generating XOR of three independent fault signals to drive a shared indicator LED.

Use Value: Delivers guaranteed operation at 125 °C ambient with <10 μA ICC at 85 °C, meeting automotive under-hood thermal requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-input XOR gate applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LVC1G386DBVR SC-70-6 package (SOT353), 1.45 mm width; 10% higher typical propagation delay at 3.3 V Limited PCB area but lower thermal mass; not rated for +125 °C continuous operation Select for space-constrained consumer designs where ambient stays below +85 °C
74AUP1G386GW,125 Lower VCC range (0.8–3.6 V); 30% lower ICC (0.9 μA typ); 50% slower tpd at 3.3 V (11 ns max) Optimized for ultra-low-power battery systems; incompatible with 5 V input environments Select only for sub-2 V battery-powered IoT nodes requiring nanowatt standby

Compared with SN74LVC1G386DBVR and 74AUP1G386GW,125, the 74LVC1G386GW,125 uniquely balances wide-voltage translation, +125 °C rating, and sub-7 ns speed-making it the sole choice for industrial-grade mixed-voltage logic where reliability and timing coexist.

Availability

74LVC1G386GW,125 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller peripheral interface, and USB-to-UART bridge signal conditioning requiring stable component supply across extended temperature ranges.

Supply support for 74LVC1G386GW,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in industrial and automotive applications.

The 74LVC1G386 belongs to Nexperia's LVC logic family, designed specifically for robust voltage translation and low-power combinational logic in harsh, mixed-supply embedded systems.

FAQ

Can 74LVC1G386GW,125 safely interface a 5 V sensor output with a 1.8 V microcontroller input?

Yes. Its inputs tolerate up to 5.5 V regardless of VCC level, and VIH/VIL thresholds scale with supply voltage. At VCC = 1.8 V, VIH ≥ 1.17 V and VIL ≤ 0.63 V ensure reliable recognition of 5 V logic highs and lows without external resistors or clamps.

Does the IOFF feature protect against backfeed when only VCC is disconnected but GND remains connected?

Yes. IOFF activates when VCC = 0 V, forcing all outputs into high-impedance state-even with GND intact-preventing current flow from driven inputs or outputs into the unpowered VCC rail, satisfying JEDEC JESD78 latch-up immunity requirements.

What is the maximum capacitive load this device can drive while maintaining specified tpd?

The datasheet specifies dynamic performance with CL = 30–50 pF (Table 10). Driving >50 pF increases tpd nonlinearly; at CL = 100 pF and VCC = 3.3 V, measured tpd rises to ~12 ns. For loads >75 pF, add series termination or buffer staging.

Is the 74LVC1G386GW,125 qualified for automotive applications per AEC-Q100?

No. This variant is rated for –40 °C to +125 °C operation but is not AEC-Q100 qualified. Nexperia offers the automotive-grade 74LVC1G386GW-Q100 (with additional stress testing and PPAP documentation) for under-hood or safety-critical vehicle systems.

74LVC1G386GW,125 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVC
Package/Case:
6-TSSOP, SC-88, SOT-363
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
XOR (Exclusive OR)
Number of Circuits:
1
Number of Inputs:
3
Features:
-
Voltage - Supply:
1.65V ~ 5.5V
Current - Quiescent (Max):
4 µA
Current - Output High, Low:
32mA, 32mA
Input Logic Level - Low:
0.7V ~ 0.8V
Input Logic Level - High:
1.7V ~ 2V
Max Propagation Delay @ V, Max CL:
5.5ns @ 5V, 50pF
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-TSSOP

74LVC1G386GW,125 FAQ

1.How can I place an order for 74LVC1G386GW,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G386GW,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G386GW,125 reliable?

The price and inventory of 74LVC1G386GW,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G386GW,125 is usually 5 days.

3.What payment methods are accepted for 74LVC1G386GW,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G386GW,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G386GW,125?

74LVC1G386GW,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G386GW,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G386GW,125?

For technical support, including 74LVC1G386GW,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G386GW,125 requirements.

6.How does Aetrix verify that 74LVC1G386GW,125 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G386GW,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G386GW,125 meets industry standards.

7.What is the process for return or replacement of 74LVC1G386GW,125?

All 74LVC1G386GW,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G386GW,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G386GW,125 part is unused and in its original packaging.

Return procedure for 74LVC1G386GW,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVC1G386GW,125 Tags

  • 74LVC1G386GW,125
  • 74LVC1G386GW,125 PDF
  • 74LVC1G386GW,125 Datasheet
  • 74LVC1G386GW,125 Specifications
  • 74LVC1G386GW,125 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVC1G386GW,125
  • Buy 74LVC1G386GW,125
  • 74LVC1G386GW,125 Price
  • 74LVC1G386GW,125 Distributor
  • 74LVC1G386GW,125 Supplier
  • 74LVC1G386GW,125 Wholesale
Related Products
SN74LVC1G14DBVR
SN74LVC1G14DBVR

Texas Instruments

SN74LVC1G14DCKR
SN74LVC1G14DCKR

Texas Instruments

SN74AHC1G14DBVR
SN74AHC1G14DBVR

Texas Instruments

SN74LVC1G08DBVR
SN74LVC1G08DBVR

Texas Instruments

SN74LVC1G08DCKR
SN74LVC1G08DCKR

Texas Instruments

SN74LVC1G32DCKR
SN74LVC1G32DCKR

Texas Instruments

SN74LVC1G04DBVR
SN74LVC1G04DBVR

Texas Instruments

74LVC1G08GW,125
74LVC1G08GW,125

Nexperia USA Inc.

SN74LVC1G04DCKR
SN74LVC1G04DCKR

Texas Instruments

SN74AHC1G08DBVR
SN74AHC1G08DBVR

Texas Instruments

SN74LVC1G32DBVR
SN74LVC1G32DBVR

Texas Instruments

SN74AHCT1G08DBVR
SN74AHCT1G08DBVR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER