Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74LVC1G74GD/C4H

Name: 74LVC1G74GD/C4H
Brand: Nexperia USA Inc.
SKU: 74LVC1G74GD/C4H
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC1G74GD/C4H

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 8-XFDFN

Datasheet:: 74LVC1G74GD/C4H.pdf

Description:: IC FF D-TYPE SNGL 1BIT 8XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,903

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC1G74GD/C4H from Nexperia is a single positive-edge-triggered D-type flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q and Q̅ outputs, 1.65 V to 5.5 V supply range, ±24 mA output drive at 3.0 V, and IOFF partial power-down protection. It operates from –40 °C to +125 °C and supports mixed-voltage interfacing between 3.3 V and 5 V systems in digital control logic paths.

For engineers reviewing the 74LVC1G74GD/C4H datasheet, 74LVC1G74GD/C4H pinout, 74LVC1G74GD/C4H application, or 74LVC1G74GD/C4H equivalent, this device serves as a compact, rail-to-rail compatible edge-triggered storage element for clock-synchronized data latching, state retention, and asynchronous control in space-constrained industrial and automotive subsystems.

Technical Context

This flip-flop implements synchronous data capture on the LOW-to-HIGH clock transition while supporting priority-based asynchronous assertion of Q or Q̅ via active-low SD and RD inputs. Its Schmitt-trigger inputs tolerate slow-rising signals, and the IOFF circuit disables outputs during power-down to prevent backflow current.

It complies with JEDEC standards JESD8-7 (1.65–1.95 V), JESD8-5 (2.3–2.7 V), and JESD8-B/JESD36 (2.7–3.6 V), and achieves propagation delays as low as 1.0 ns at 5.5 V supply with f_MAX up to 200 MHz - enabling use in high-speed timing-critical control loops and interface bridging.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	1.65 V to 5.5 V - enables direct interface with both 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters.
Propagation delay (t_pd)	1.0 ns to 4.1 ns (V_CC = 4.5–5.5 V) - supports reliable operation in sub-5 ns timing windows for high-speed control sequencing.
Output drive strength	±24 mA at V_CC = 3.0 V - sufficient to directly drive multiple LVC/LVT inputs or small capacitive loads without buffering.
IOFF leakage	±2 μA at V_CC = 0 V - ensures safe bus hold and isolation during hot-swap or partial power-down sequences.
Operating temperature	–40 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and extended-temperature embedded applications.
ESD rating	HBM >2000 V, CDM >1000 V - provides robust handling margin in automated assembly and field-deployed environments.

Pinout & Package

XSON8 package (SOT996-2): plastic extremely thin small outline, no leads, 8 terminals, body size 1.2 × 1.0 × 0.35 mm, pin 1 index in lower-left corner below marking code "Y4".

Pin/Terminal	Circuit Role	Design Meaning
1 CP	Clock input	Positive-edge-triggered; LOW-to-HIGH transition captures D-input value meeting t_su/t_h requirements.
2 V_CC	Supply voltage	Primary power rail; powers internal logic and output drivers; IOFF active when V_CC = 0 V.
3 D	Data input	Synchronous data source; value latched on active clock edge unless overridden by SD/RD.
4 SD	Asynchronous set	Active-low; forces Q = HIGH / Q̅ = LOW independent of clock or D, with t_pd ≤ 4.1 ns (V_CC = 5.5 V).
5 Q	True output	Complementary to Q̅; driven actively high/low; ±24 mA capability at 3.0 V supports fanout ≥ 10 LVC loads.
6 GND	Ground reference	0 V return path for all internal circuits and I/O; must be low-impedance for noise immunity and timing stability.
7 Q̅	Complement output	Inverted version of Q; enables direct implementation of toggle or JK-like behavior without external inversion.
8 RD	Asynchronous reset	Active-low; forces Q = LOW / Q̅ = HIGH independent of clock or D, with t_pd ≤ 4.1 ns (V_CC = 5.5 V).

Key Features

Feature	Design Value
Rail-to-rail I/O voltage tolerance	Inputs withstand up to 5.5 V regardless of V_CC, enabling safe 5 V signal injection into 1.8 V or 3.3 V systems.
Schmitt-trigger inputs	Input hysteresis improves noise immunity and allows reliable operation with slow-rise/fall edges (>10 ns/V at V_CC ≥ 2.7 V).
IOFF partial power-down	Outputs enter high-impedance state when V_CC = 0 V, preventing back-current flow in multi-rail or hot-plug architectures.
Wide temperature qualification	Specified across –40 °C to +125 °C, matching AEC-Q100 Grade 1 requirements for automotive powertrain and chassis modules.
Low dynamic power	CPD = 15 pF at 3.3 V enables <1 μW/MHz dynamic dissipation - critical for battery-powered and thermally constrained designs.

Applications

Motor Control Feedback Latching

Automotive Sensor Interface

Use Scenario: Capturing encoder quadrature phase states or fault flags in real time within an MCU-peripheral timing window.

IC Role / Device Role / Timing Role: Edge-triggered storage element synchronizing asynchronous sensor pulses to system clock domain while preserving state during brief power interruptions.

Use Value: Enables deterministic sampling of fast-occurring events (e.g., overcurrent detection) with <4.1 ns setup margin at 5 V, reducing need for external synchronizers.

Use Scenario: Isolating and holding diagnostic status bits from LIN or CAN transceivers before MCU readout.

IC Role / Device Role / Timing Role: Asynchronous latch buffering transient error signals (e.g., TXERR, RXERR) with priority reset to clear faults on demand.

Use Value: Guarantees fault persistence across MCU sleep/wake cycles using SD/RD pins, eliminating software polling overhead and missed interrupts.

Industrial PLC Input Debouncing

Power Sequencing Controller

Use Scenario: Filtering mechanical switch bounce in distributed I/O modules where microsecond-level response is required.

IC Role / Device Role / Timing Role: Dual-edge-capable latch (via Q/Q̅ feedback) implementing hardware debounce with programmable hold time via RC network on CP.

Use Value: Reduces firmware complexity and eliminates CPU load from software debouncing; Schmitt-trigger inputs accept unconditioned 24 V dry-contact signals via resistor divider.

Use Scenario: Enforcing strict power-up/down order across multiple rails (e.g., core, I/O, analog) in FPGA or ASIC carrier boards.

IC Role / Device Role / Timing Role: Synchronous state machine building block generating enable/disable strobes with precise edge alignment to master clock.

Use Value: Ensures <100 ps skew between sequenced enables using matched t_pd paths, meeting tight ramp-rate compliance for sensitive analog subsystems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G74DBVR	Same logic function and pinout (SOT-23-6), but only 5 pins exposed - lacks dedicated RD/SD; uses OE instead of asynchronous controls.	Not suitable for priority-set/reset use cases; limited to basic D-flip-flop operation without independent control lines.	Select only if asynchronous set/reset is unnecessary and board layout favors SOT-23 footprint.
74AUP1G74GM	Ultra-low-power variant (I_CC < 0.5 μA typical); same XSON8 package but rated only to +85 °C and max f_MAX = 125 MHz at 3.3 V.	Better for always-on battery nodes, but insufficient for automotive under-hood or industrial high-temp timing-critical paths.	Prefer when static power dominates budget and thermal environment stays below 85 °C.

Compared with SN74LVC1G74DBVR and 74AUP1G74GM, the 74LVC1G74GD/C4H uniquely delivers full asynchronous control, extended temperature support, and higher speed in the smallest XSON8 footprint - making it optimal for space- and reliability-constrained edge-triggered storage.

Availability

74LVC1G74GD/C4H is available at Aetrix Electronics and suitable for motor control feedback latching, automotive sensor interface, industrial PLC input debouncing, and power sequencing controller applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVC1G74GD/C4H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74LVC1G74 belongs to Nexperia's LVC logic family, engineered for low-voltage mixed-signal interfacing, robust ESD performance, and seamless integration into space-constrained, thermally demanding embedded control systems.

FAQ

Does 74LVC1G74GD/C4H support 1.8 V operation?

Yes - it is fully specified from 1.65 V to 5.5 V, including guaranteed timing and drive strength at 1.8 V. Static characteristics such as VIH (0.65×VCC) and VOL (<0.45 V) are validated across –40 °C to +125 °C at this voltage, enabling direct use with 1.8 V microcontrollers and FPGAs.

Can SD and RD be used simultaneously?

No - asserting both SD and RD low results in an invalid output state (Q = Q̅ = HIGH), which violates the functional table. The device does not define metastability recovery or priority resolution between simultaneous asserts; design must ensure mutually exclusive activation per datasheet Table 4.

What is the maximum capacitive load this device can drive?

At VCC = 3.0 V and Tamb = 25 °C, the output can drive up to 30 pF while maintaining tPLH/tPHL ≤ 5.9 ns and VOL ≤ 0.55 V (IO = 24 mA). For heavier loads, propagation delay increases linearly - e.g., 50 pF adds ~1.2 ns typical delay per output, verified in Table 11 test conditions.

Is the XSON8 package of 74LVC1G74GD/C4H reflow-compatible?

Yes - the SOT996-2 (XSON8) package is qualified for standard lead-free reflow profiles per JEDEC J-STD-020, with peak temperature up to 260 °C. Its 0.35 mm profile and copper-leadframe construction ensure reliable solder joint formation and thermal cycling endurance in automated SMT assembly.

74LVC1G74GD/C4H Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVC

Package/Case:: 8-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 1

Number of Bits per Element:: 1

Clock Frequency:: 200 MHz

Max Propagation Delay @ V, Max CL:: 4.1ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 4 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON (2x3)

74LVC1G74GD/C4H FAQ

1.How can I place an order for 74LVC1G74GD/C4H through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G74GD/C4H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G74GD/C4H reliable?

The price and inventory of 74LVC1G74GD/C4H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G74GD/C4H is usually 5 days.

3.What payment methods are accepted for 74LVC1G74GD/C4H?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G74GD/C4H transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G74GD/C4H?

74LVC1G74GD/C4H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G74GD/C4H order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G74GD/C4H?

For technical support, including 74LVC1G74GD/C4H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G74GD/C4H requirements.

6.How does Aetrix verify that 74LVC1G74GD/C4H is sourced from the original manufacturer or authorized distributors?

All 74LVC1G74GD/C4H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G74GD/C4H meets industry standards.

7.What is the process for return or replacement of 74LVC1G74GD/C4H?

All 74LVC1G74GD/C4H units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G74GD/C4H, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G74GD/C4H part is unused and in its original packaging.

Return procedure for 74LVC1G74GD/C4H:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…