Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74LVC1G74GD/S470,1

Name: 74LVC1G74GD/S470,1
Brand: Nexperia USA Inc.
SKU: 74LVC1G74GD/S470,1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC1G74GD/S470,1

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 8-XFDFN

Datasheet:: 74LVC1G74GD/S470,1.pdf

Description:: IC FF D-TYPE SNGL 1BIT 8XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,153

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC1G74GD/S470,1 from Nexperia is a single positive-edge-triggered D-type flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q and Q̅ outputs, 1.65 V to 5.5 V supply range, ±24 mA output drive at 3.0 V, and IOFF partial power-down support - used in level translation and synchronous control circuits within mixed-voltage digital systems.

For engineers reviewing the 74LVC1G74GD/S470,1 datasheet, 74LVC1G74GD/S470,1 pinout, 74LVC1G74GD/S470,1 application, or 74LVC1G74GD/S470,1 equivalent, this device is selected for edge-triggered data latching in space-constrained, voltage-flexible logic interfaces requiring Schmitt-trigger input tolerance and robust ESD immunity (HBM >2000 V).

Technical Context

This flip-flop implements a master-slave D-latch architecture synchronized to the LOW-to-HIGH clock transition, with fully independent asynchronous SD and RD inputs that override clocked behavior when asserted low. Its IOFF circuit disables outputs during power-down to prevent backflow current, enabling hot-swap and partial-power-down system designs.

Schmitt-trigger inputs tolerate slow-rising signals (input transition rate down to 20 ns/V at 1.65 V), while overvoltage-tolerant inputs accept up to 5.5 V regardless of VCC - enabling direct interfacing between 3.3 V and 5 V logic domains without external level shifters.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - supports operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families.
Propagation Delay (t_pd)	1.0 ns to 4.1 ns - enables reliable operation up to 200 MHz at 5 V, critical for high-speed timing-critical paths.
Output Drive Strength	±24 mA at VCC = 3.0 V - sufficient to drive multiple LVC loads or small capacitive buses without buffering.
IOFF Leakage Current	±2 μA max at VCC = 0 V - ensures safe isolation during power sequencing or standby modes.
ESD Robustness	HBM >2000 V, CDM >1000 V - meets industrial-grade reliability requirements without external protection.
Operating Temperature	–40 °C to +125 °C - qualified for under-hood automotive, industrial control, and extended-temperature embedded applications.
Input Thresholds	V_IL ≤ 0.3V_CC, V_IH ≥ 0.7V_CC - provides noise margins >0.4 V across full voltage range, enhancing signal integrity.

Pinout & Package

XSON8 ultra-thin package (SOT996-2): 1.2 × 1.0 × 0.35 mm body, 8-terminal no-lead construction, wettable flank compatible, pin 1 marked by notch or dot in lower-left corner.

Pin/Terminal	Circuit Role	Design Meaning
1	CP	Clock input - triggers data capture on LOW-to-HIGH edge; Schmitt-triggered for noise immunity.
2	V_CC	Positive supply - powers internal logic and output drivers; accepts 1.65–5.5 V.
3	D	Data input - sampled at CP rising edge if setup/hold times met; overvoltage tolerant to 5.5 V.
4	SD	Asynchronous set - forces Q = HIGH, Q̅ = LOW when LOW; active-low, Schmitt-triggered.
5	Q	True output - reflects stored D value after CP edge or SD/RD assertion; ±24 mA drive capability.
6	RD	Asynchronous reset - forces Q = LOW, Q̅ = HIGH when LOW; independent of clock, Schmitt-triggered.
7	GND	Ground reference - return path for all currents; must be low-impedance for stable switching.
8	Q̅	Complementary output - inverted logic state of Q; enables differential signaling or feedback paths.

Key Features

Feature	Design Value
Wide V_CC range (1.65–5.5 V)	Enables single-component interoperability across legacy 5 V, standard 3.3 V, and modern 1.8 V subsystems.
IOFF partial power-down mode	Prevents damaging backflow current when V_CC = 0 V, supporting live-insertion and multi-rail sequencing.
Schmitt-trigger inputs	Accepts slow or noisy edges (≤20 ns/V min slew rate), eliminating need for external RC filtering.
Overvoltage-tolerant I/O	Inputs withstand 5.5 V regardless of V_CC, allowing safe connection to higher-voltage buses without level shifters.
High noise immunity	Guaranteed 0.4 V noise margin across full V_CC range due to tightly controlled VIH/VIL thresholds.

Applications

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Latching sensor status (e.g., door open/closed) before microcontroller reads via SPI GPIO expander.

IC Role / Device Role / Timing Role: Edge-triggered storage element synchronizing asynchronous mechanical switch inputs to clocked bus interface.

Use Value: Eliminates contact bounce artifacts via clean clock-edge sampling and provides noise-immune input conditioning.

Use Scenario: Debouncing and synchronizing wake-up signals from remote keyless entry receivers to low-power MCU sleep domain.

IC Role / Device Role / Timing Role: Asynchronous set/reset-controlled latch holding wake event until CPU exits deep-sleep mode.

Use Value: Enables deterministic wake latency and prevents spurious interrupts using SD/RD priority over clocked D input.

USB-C Power Delivery Controller Interface

Medical Infusion Pump Logic Sequencing

Use Scenario: Capturing CC line state changes during USB-C port negotiation before PD controller firmware processes them.

IC Role / Device Role / Timing Role: High-speed D-flip-flop sampling 100+ kHz CC line transitions with sub-5 ns propagation delay.

Use Value: Ensures accurate edge detection at 5 V logic levels while interfacing with 3.3 V PD controller I/O pins.

Use Scenario: Controlling motor enable/disable sequence with fail-safe interlocks in infusion pump safety logic.

IC Role / Device Role / Timing Role: Redundant latch element implementing hardware-enforced mutual exclusion between pump start and stop commands.

Use Value: Provides ASIL-B compliant hardware-level arbitration independent of software execution flow.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G74DBVR	TI TSSOP-6 package (6-pin), lacks RD pin - only single asynchronous control (SET only); no IOFF.	Not suitable for applications requiring independent reset functionality or partial power-down.	Select only if design uses SET-only control and operates exclusively at 3.3 V with no power sequencing needs.
74AUP1G74GM,115	Nexperia AUP variant: lower ICC (0.9 μA typ), slower max f_max (200 MHz → 125 MHz at 3.3 V), same XSON8 footprint.	Better for ultra-low-power battery-operated systems where speed <125 MHz suffices and leakage must be minimized.	Prefer when static current budget is tighter than timing margin, and IOFF is not required.

Compared with SN74LVC1G74DBVR and 74AUP1G74GM,115, the 74LVC1G74GD/S470,1 uniquely delivers full dual-asynchronous control, IOFF-enabled power sequencing, and 200 MHz operation in the smallest XSON8 package - making it optimal for space-constrained, mixed-voltage, safety-aware designs.

Availability

74LVC1G74GD/S470,1 is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, medical device logic, and USB-C infrastructure requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for 74LVC1G74GD/S470,1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable logic, discrete, and MOSFET solutions with leadership in efficiency, miniaturization, and quality for automotive, industrial, and consumer markets.

This device belongs to the 74LVC low-voltage CMOS logic family, engineered for voltage-flexible, noise-immune digital interfacing in space- and power-constrained applications - especially where mixed-supply-domain signal conditioning is required.

FAQ

What is the minimum recommended V_CC for guaranteed operation?

The 74LVC1G74GD/S470,1 is fully specified from 1.65 V to 5.5 V. At 1.65 V, it maintains functional operation with t_pd ≤13.4 ns and VIH/VIL thresholds scaled to 0.65×V_CC. Below 1.65 V, timing and logic thresholds are not guaranteed per datasheet specifications.

Can SD and RD be used simultaneously?

Yes - when both SD and RD are driven LOW, the output enters a metastable-free defined state: Q = HIGH and Q̅ = HIGH per the function table. This condition is explicitly characterized and safe; outputs return to complementary states upon release of either control.

Does this device support hot insertion into a live 5 V bus?

No - while inputs tolerate 5.5 V regardless of V_CC, the device requires V_CC to be powered before applying input signals to avoid violating absolute maximum ratings. IOFF protects only during V_CC ramp-down, not initial power-up sequencing.

Is the XSON8 package (SOT996-2) compatible with standard reflow profiles?

Yes - the SOT996-2 package is qualified for IPC/JEDEC J-STD-020D moisture sensitivity level 1 (MSL-1) and supports standard lead-free reflow profiles up to 260 °C peak, including ramp rates and time-above-liquidus per JEDEC specifications.

74LVC1G74GD/S470,1 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVC

Package/Case:: 8-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 1

Number of Bits per Element:: 1

Clock Frequency:: 200 MHz

Max Propagation Delay @ V, Max CL:: 4.1ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 4 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON (2x3)

74LVC1G74GD/S470,1 FAQ

1.How can I place an order for 74LVC1G74GD/S470,1 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G74GD/S470,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G74GD/S470,1 reliable?

The price and inventory of 74LVC1G74GD/S470,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G74GD/S470,1 is usually 5 days.

3.What payment methods are accepted for 74LVC1G74GD/S470,1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G74GD/S470,1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G74GD/S470,1?

74LVC1G74GD/S470,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G74GD/S470,1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G74GD/S470,1?

For technical support, including 74LVC1G74GD/S470,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G74GD/S470,1 requirements.

6.How does Aetrix verify that 74LVC1G74GD/S470,1 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G74GD/S470,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G74GD/S470,1 meets industry standards.

7.What is the process for return or replacement of 74LVC1G74GD/S470,1?

All 74LVC1G74GD/S470,1 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G74GD/S470,1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G74GD/S470,1 part is unused and in its original packaging.

Return procedure for 74LVC1G74GD/S470,1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…