Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVC1G79GM,115

Part No.:
74LVC1G79GM,115
Manufacturer:
Nexperia USA Inc.
Category:
Flip Flops
Package:
6-XFDFN
Datasheet:
Aetrix74LVC1G79GM,115.pdf
Description:
IC FF D-TYPE SNGL 1BIT 6XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,039

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVC1G79GM,115 from Nexperia is a single positive-edge-triggered D-type flip-flop in XSON6 (SOT886) package, operating from 1.65 V to 5.5 V supply, with ±24 mA output drive at 3.0 V, Schmitt-trigger inputs for noise immunity, and IOFF circuitry enabling partial power-down mode. It functions as a synchronous data latch in clock-domain crossing, level translation, and metastability mitigation circuits in industrial control and sensor interface designs.

For engineers reviewing the 74LVC1G79GM,115 datasheet, 74LVC1G79GM,115 pinout, 74LVC1G79GM,115 application, or 74LVC1G79GM,115 equivalent, this device is selected for low-voltage mixed-signal interfacing where rail-to-rail input tolerance, sub-10 ns propagation delay at 3.3 V, and guaranteed operation up to +125 °C are required - especially in space-constrained PCBs using its 1.0 × 1.45 mm XSON6 footprint.

Technical Context

This flip-flop implements a classic master-slave D-latch architecture synchronized to the rising edge of CP. Its Schmitt-trigger inputs accept slow-rising signals (≤10 ns/V transition rate supported), while IOFF disables outputs during VCC = 0 V to prevent backflow current in hot-swap or power-gated systems.

It supports bidirectional voltage translation between 3.3 V and 5 V logic domains without external biasing, thanks to overvoltage-tolerant inputs rated to 5.5 V independent of VCC. The device meets JEDEC standards JESD8-7, JESD8-5, JESD8C, and JESD36 across its full supply range.

Key Specifications

ParameterValue and Actual Design Meaning
Supply Voltage1.65 V to 5.5 V - enables direct use in 1.8 V, 2.5 V, 3.3 V, and 5 V systems without level shifters.
Propagation Delay (tpd)0.5 ns to 6.5 ns - ensures timing-critical sampling within high-speed digital control loops at up to 450 MHz (VCC = 3.3 V).
Set-up / Hold Timetsu = 0.5 ns to 2.5 ns, th = −0.3 ns to +0.5 ns - accommodates tight timing margins in FPGA I/O bridging and microcontroller peripheral synchronization.
Output Drive±24 mA at VCC = 3.0 V - sufficient to directly drive multiple LVC/LVT inputs or small capacitive loads (<30 pF) without buffering.
IOFF Leakage±2 μA max at VCC = 0 V - guarantees safe isolation during system power sequencing and partial shutdown.
Operating Temperature−40 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and outdoor IoT edge nodes.
Input ToleranceInputs withstand 5.5 V regardless of VCC - allows direct connection to 5 V sensors or legacy controllers in mixed-voltage boards.

Pinout & Package

XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 × 1.45 × 0.5 mm; thermal pad not present; pin 1 index located on lower-left corner below marking code.

Pin/TerminalCircuit RoleDesign Meaning
1 (D)Data inputAsynchronous data source sampled on next CP rising edge; Schmitt-triggered for robustness against slow/noisy signals.
2 (CP)Clock pulse inputPositive-edge-sensitive trigger; accepts 0–5.5 V swing; determines exact sampling instant for D-to-Q transfer.
3 (GND)Ground reference0 V return path for all internal logic and output drivers; must be low-impedance for stable switching.
4 (Q)Data outputInverted complementary output not provided; Q reflects D state after CP edge; drives downstream logic or bus lines.
5 (n.c.)No connectInternally unconnected terminal; must remain floating - no routing or soldering allowed.
6 (VCC)Supply voltagePrimary power rail; decoupling capacitor (100 nF) required within 3 mm for noise suppression and transient response.

Key Features

FeatureDesign Value
Wide supply rangeOperates from 1.65 V to 5.5 V - eliminates need for separate voltage translators in multi-rail systems.
Schmitt-trigger inputsInput hysteresis ≥0.3 V typical - rejects noise on long traces or unshielded sensor lines without external RC filtering.
IOFF partial power-downOutputs disabled when VCC = 0 V - prevents back-current damage during hot-plug or staged power-up sequences.
Overvoltage-tolerant inputsWithstands 5.5 V input regardless of VCC - enables direct interfacing with 5 V peripherals even when powered from 1.8 V.
High ESD robustnessHBM >2000 V, CDM >1000 V - reduces field failure risk in manual assembly and handling environments.

Applications

Industrial PLC I/O ExpansionAutomotive Sensor Signal Conditioning

Use Scenario: Isolating and synchronizing discrete sensor inputs (e.g., limit switches, proximity detectors) into a microcontroller's GPIO port under noisy factory-floor conditions.

IC Role / Device Role / Timing Role: D-type flip-flop acting as a synchronous input synchronizer to eliminate metastability when crossing clock domains between sensor polling and main control loop.

Use Value: Guarantees single-cycle capture of asynchronous signals with <6.5 ns tpd at 3.3 V, reducing firmware debounce overhead and improving real-time response.

Use Scenario: Level-shifting and edge-aligning analog-to-digital converter (ADC) ready flags or encoder quadrature pulses before feeding to an ASIL-B microcontroller.

IC Role / Device Role / Timing Role: Positive-edge-triggered data latch translating 5 V sensor logic to 3.3 V MCU domain while preserving signal integrity and timing alignment.

Use Value: Eliminates external resistor dividers or dedicated level shifters; overvoltage-tolerant inputs accept 5 V pulses directly, saving board area and BOM cost.

IoT Edge Node Power ManagementMedical Diagnostic Equipment Clock Gating

Use Scenario: Controlling enable states of peripheral subsystems (e.g., BLE radio, environmental sensor array) based on host processor commands in battery-powered wearables.

IC Role / Device Role / Timing Role: Synchronous control register holding wake-up or sleep command until next system clock edge, ensuring deterministic power-state transitions.

Use Value: IOFF functionality blocks leakage paths when VCC is removed from subsystems, extending battery life by limiting off-state current to ≤2 μA per channel.

Use Scenario: Gating clock distribution to ultrasound transducer driver ICs during idle periods to reduce dynamic power consumption in portable imaging devices.

IC Role / Device Role / Timing Role: Edge-triggered enable latch that starts/stops clock delivery only on clean rising edges, preventing runt pulses or glitches on clock tree branches.

Use Value: Sub-1 ns jitter margin and 0.5 ns minimum pulse width support ensure glitch-free clock gating at >200 MHz, maintaining signal fidelity in time-of-flight measurements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVC1G79DBVRSOT-23-5 package (larger footprint, 2.9 × 1.6 mm); same electrical specs; no n.c. pin - all 5 pins functional.Better suited for prototyping or low-volume hand-soldered assemblies due to larger pitch and visibility.Select when board layout allows SOT-23 and manual rework is anticipated; avoid for ultra-dense layouts requiring XSON6 size.
74AUP1G79GW,125Lower static current (0.9 μA vs. 4 μA), wider temp range (−40 °C to +125 °C), but reduced drive (±4 mA) and slower speed (12 ns tpd @ 3.3 V).Optimized for ultra-low-power always-on monitoring nodes rather than high-speed data capture.Select when nanowatt standby power dominates design priority and timing slack exceeds 10 ns.

Compared with SN74LVC1G79DBVR and 74AUP1G79GW,125, the 74LVC1G79GM,115 uniquely balances ultra-small XSON6 size, 24 mA drive strength, and 5.5 V input tolerance - making it optimal for space-constrained, mixed-voltage, high-reliability embedded systems where both density and robustness are non-negotiable.

Availability

74LVC1G79GM,115 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive sensor signal conditioning, and IoT edge node power management requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVC1G79GM,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable, and energy-efficient components for automotive, industrial, computing, consumer, and communications markets.

The 74LVC1G79 belongs to Nexperia's LVC logic family - designed specifically for low-voltage, high-speed, mixed-signal interfacing in compact, thermally constrained applications demanding rail-to-rail compatibility and robust ESD performance.

FAQ

Is the 74LVC1G79GM,115 pin-compatible with other 74LVC1G79 variants?

No - the GM variant uses the 6-terminal XSON6 (SOT886) package with a no-connect (n.c.) pin at position 5, whereas GW (TSSOP5) and GV (SC-74A) use 5-pin packages with all pins functional. Physical layout, solder pad geometry, and thermal characteristics differ significantly; redesign is required for substitution.

Does the 74LVC1G79GM,115 support true bidirectional level translation?

No - it provides unidirectional level translation only: D and CP inputs tolerate 5.5 V regardless of VCC, but Q output swings between 0 V and VCC. For bidirectional translation (e.g., I²C), a dedicated bus switch or auto-direction-sensing translator is required.

What is the maximum clock frequency supported at 1.8 V supply?

At VCC = 1.8 V (within JESD8-7 spec), the maximum clock frequency is 160 MHz, limited by propagation delay (9.9 ns max) and minimum pulse width (3.0 ns min). This is verified per Table 8 and applies across −40 °C to +125 °C ambient.

Can the n.c. pin on the XSON6 package be grounded or left floating?

The n.c. pin (position 5) must remain unconnected and floating - it is internally isolated with no bond wire or circuit connection. Grounding or routing it risks mechanical stress on the die, solder bridging, or unintended parasitic coupling; Nexperia explicitly prohibits any connection.

74LVC1G79GM,115 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVC
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Active
Function:
Standard
Type:
D-Type
Output Type:
Non-Inverted
Number of Elements:
1
Number of Bits per Element:
1
Clock Frequency:
500 MHz
Max Propagation Delay @ V, Max CL:
3.8ns @ 5V, 50pF
Trigger Type:
Positive Edge
Current - Output High, Low:
32mA, 32mA
Voltage - Supply:
1.65V ~ 5.5V
Current - Quiescent (Iq):
500 µA
Input Capacitance:
5 pF
Operating Temperature:
-40°C ~ 125°C (TA)
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON, SOT886 (1.45x1)

74LVC1G79GM,115 FAQ

1.How can I place an order for 74LVC1G79GM,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC1G79GM,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC1G79GM,115 reliable?

The price and inventory of 74LVC1G79GM,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC1G79GM,115 is usually 5 days.

3.What payment methods are accepted for 74LVC1G79GM,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC1G79GM,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC1G79GM,115?

74LVC1G79GM,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC1G79GM,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC1G79GM,115?

For technical support, including 74LVC1G79GM,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC1G79GM,115 requirements.

6.How does Aetrix verify that 74LVC1G79GM,115 is sourced from the original manufacturer or authorized distributors?

All 74LVC1G79GM,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC1G79GM,115 meets industry standards.

7.What is the process for return or replacement of 74LVC1G79GM,115?

All 74LVC1G79GM,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC1G79GM,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC1G79GM,115 part is unused and in its original packaging.

Return procedure for 74LVC1G79GM,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVC1G79GM,115 Tags

  • 74LVC1G79GM,115
  • 74LVC1G79GM,115 PDF
  • 74LVC1G79GM,115 Datasheet
  • 74LVC1G79GM,115 Specifications
  • 74LVC1G79GM,115 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVC1G79GM,115
  • Buy 74LVC1G79GM,115
  • 74LVC1G79GM,115 Price
  • 74LVC1G79GM,115 Distributor
  • 74LVC1G79GM,115 Supplier
  • 74LVC1G79GM,115 Wholesale
Related Products
SN74HC74DR
SN74HC74DR

Texas Instruments

SN74HC74PWR
SN74HC74PWR

Texas Instruments

74LVC1G74GT,115
74LVC1G74GT,115

Nexperia USA Inc.

SN74LVC2G74DCUR
SN74LVC2G74DCUR

Texas Instruments

CD4013BM96
CD4013BM96

Texas Instruments

SN74HCT273PWR
SN74HCT273PWR

Texas Instruments

SN74LVC1G74DCUR
SN74LVC1G74DCUR

Texas Instruments

SN74HC574DWR
SN74HC574DWR

Texas Instruments

74LVC1G74DC,125
74LVC1G74DC,125

Nexperia USA Inc.

SN74HC273DWR
SN74HC273DWR

Texas Instruments

SN74HCT574DWR
SN74HCT574DWR

Texas Instruments

SN74LVC1G74DCTR
SN74LVC1G74DCTR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER