Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments 74LVC2G126DCURE4

Name: 74LVC2G126DCURE4
Brand: Texas Instruments
SKU: 74LVC2G126DCURE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC2G126DCURE4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-VFSOP (0.091", 2.30mm Width)

Datasheet:: 74LVC2G126DCURE4.pdf

Description:: IC BUFFER NON-INVERT 5.5V 8VSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,223

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC2G126DCURE4 from Texas Instruments is a dual noninverting bus buffer gate with 3-state outputs, designed for 1.65-V to 5.5-V V_CC operation, supporting 5-V tolerant inputs up to 5.5 V, delivering ±24-mA output drive at 3.3 V, and achieving 4 ns max propagation delay at 3.3 V - used in voltage-level translation and bidirectional bus isolation in portable logic interfaces.

For engineers reviewing the 74LVC2G126DCURE4 datasheet, 74LVC2G126DCURE4 pinout, 74LVC2G126DCURE4 application, or 74LVC2G126DCURE4 equivalent, key selection criteria include I_off support for live insertion, 3-state output control timing (t_en/t_dis ≤ 5.1 ns at 3.3 V), input voltage translation capability (5.5 V → V_CC), and NanoFree™ US8 package footprint compatibility.

Technical Context

This device implements two independent noninverting buffers, each with dedicated active-high output-enable (OE) control. Each buffer output enters high-impedance state when its OE is low, enabling bidirectional bus sharing without contention.

It features I_off circuitry that disables outputs during partial power-down, preventing back-drive current flow; inputs tolerate up to 5.5 V regardless of V_CC, allowing down-translation from higher-voltage domains into 1.65–5.5-V logic systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports single-supply operation across 1.8-V, 2.5-V, 3.3-V, and 5-V logic families.
Input Voltage Tolerance	Up to 5.5 V - enables interfacing with 5-V TTL or CMOS inputs while powered from lower V_CC.
t_pd (Max)	4 ns at V_CC = 3.3 V - ensures sub-5-ns signal propagation for high-speed digital control paths.
I_OL/I_OH	±24 mA at V_CC = 3.3 V - drives standard LVC loads and fanout without external buffering.
I_off	±10 µA max at V_CC = 0 V - blocks damaging current during hot-plug or partial-power-down sequences.
V_OL/V_OH	0.55 V / 2.3 V at I_O = ±24 mA, V_CC = 3.3 V - meets LVC logic thresholds for reliable inter-stage signaling.
Power Consumption	10 µA max I_CC - enables ultra-low-quiescent operation in battery-powered subsystems.

Pinout & Package

74LVC2G126DCURE4 uses the US8 (DCU) package: 1.5-mm × 1.5-mm, 0.5-mm pitch, 8-pin ultra-thin DSBGA-style leadless package with bottom-side solder balls - identical footprint to DCT and YZP variants but optimized for space-constrained PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	1A (Buffer 1 Input)	Noninverting data input for first buffer; accepts 0–5.5 V regardless of V_CC.
2	1OE (Buffer 1 Output Enable)	Active-high enable; drives 1Y high-impedance when low - critical for bus arbitration timing.
3	2A (Buffer 2 Input)	Noninverting data input for second buffer; electrically isolated from 1A path.
4	GND	Ground reference for all internal circuitry and output drivers - must be low-inductance connection.
5	2Y (Buffer 2 Output)	3-state noninverting output; high-impedance when 2OE = low - enables shared-bus topology.
6	1Y (Buffer 1 Output)	3-state noninverting output; driven only when 1OE = high - prevents bus contention.
7	2OE (Buffer 2 Output Enable)	Independent active-high enable for second buffer - allows asymmetric enable control per channel.
8	V_CC	Supply rail for logic core and output drivers - decoupling capacitor required within 1 mm.

Key Features

Feature	Design Value
NanoFree™ US8 Package	Dies-as-package construction eliminates leadframe; 1.5-mm × 1.5-mm footprint reduces board area by >50% vs SOIC-8.
5.5-V Input Tolerance	Enables direct interface with legacy 5-V peripherals without level shifters - simplifies mixed-voltage system design.
I_off Protection	Prevents current backflow during power sequencing - essential for hot-swap and partial-power-down compliance.
Low Ground Bounce (V_OLP)	<0.8 V at V_CC = 3.3 V - minimizes noise coupling into adjacent signals during switching.
ESD Robustness	2000-V HBM, 200-V MM, 1000-V CDM - exceeds JEDEC standards for handling and assembly reliability.

Applications

Industrial Sensor Interface	Portable USB-C Docking Logic
Use Scenario: Isolating I²C/SPI lines between 3.3-V MCU and 5-V industrial sensors while maintaining signal integrity under EMI. IC Role / Device Role / Timing Role: Dual 3-state buffer provides direction-controlled signal pass-through with independent OE control per channel. Use Value: Eliminates need for discrete MOSFET switches or dedicated level translators - reduces BOM count and layout complexity.	Use Scenario: Managing bidirectional sideband use (SBU) and configuration channel (CC) lines in compact USB-C accessory adapters. IC Role / Device Role / Timing Role: Acts as voltage-translating bus switch with fast t_en/t_dis (≤5.1 ns) to meet USB-C timing budgets. Use Value: Supports 5-V CC line detection while operating from 3.3-V system rail - avoids separate 5-V LDO and saves PCB real estate.
Automotive Body Control Module	Wearable Health Monitor Data Hub
Use Scenario: Buffering LIN bus diagnostic signals between 5-V transceiver and 1.8-V microcontroller in low-power sleep mode. IC Role / Device Role / Timing Role: Provides I_off-enabled isolation during MCU deep-sleep, blocking leakage paths to preserve battery life. Use Value: Enables true zero-current shutdown of peripheral interfaces - extends battery runtime beyond 72 hours in standby.	Use Scenario: Routing sensor data from multiple analog front-ends (3.3-V) to a Bluetooth SoC (1.8-V) with minimal voltage drop and noise. IC Role / Device Role / Timing Role: Functions as low-capacitance (C_I = 3.5 pF) signal conditioner with matched propagation delay across both channels. Use Value: Maintains sub-10-ns inter-channel skew - preserves time-of-flight accuracy in multi-sensor synchronization.

Industrial Sensor Interface

Portable USB-C Docking Logic

Use Scenario: Isolating I²C/SPI lines between 3.3-V MCU and 5-V industrial sensors while maintaining signal integrity under EMI.

IC Role / Device Role / Timing Role: Dual 3-state buffer provides direction-controlled signal pass-through with independent OE control per channel.

Use Value: Eliminates need for discrete MOSFET switches or dedicated level translators - reduces BOM count and layout complexity.

Use Scenario: Managing bidirectional sideband use (SBU) and configuration channel (CC) lines in compact USB-C accessory adapters.

IC Role / Device Role / Timing Role: Acts as voltage-translating bus switch with fast t_en/t_dis (≤5.1 ns) to meet USB-C timing budgets.

Use Value: Supports 5-V CC line detection while operating from 3.3-V system rail - avoids separate 5-V LDO and saves PCB real estate.

Automotive Body Control Module

Wearable Health Monitor Data Hub

Use Scenario: Buffering LIN bus diagnostic signals between 5-V transceiver and 1.8-V microcontroller in low-power sleep mode.

IC Role / Device Role / Timing Role: Provides I_off-enabled isolation during MCU deep-sleep, blocking leakage paths to preserve battery life.

Use Value: Enables true zero-current shutdown of peripheral interfaces - extends battery runtime beyond 72 hours in standby.

Use Scenario: Routing sensor data from multiple analog front-ends (3.3-V) to a Bluetooth SoC (1.8-V) with minimal voltage drop and noise.

IC Role / Device Role / Timing Role: Functions as low-capacitance (C_I = 3.5 pF) signal conditioner with matched propagation delay across both channels.

Use Value: Maintains sub-10-ns inter-channel skew - preserves time-of-flight accuracy in multi-sensor synchronization.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G126DCUR	Same die, identical electrical specs, RoHS-compliant Cu/Ni/Pd/Au finish, same US8 package - differs only in reel packaging (3000-unit vs 250-unit).	No functional difference; suitable for high-volume production runs requiring full-reel procurement.	Select 74LVC2G126DCURE4 for evaluation or low-volume prototyping where smaller reels reduce inventory overhead.
74LVC2G125DCURE4	Inverting logic function (A → Y̅) instead of noninverting; otherwise identical V_CC, I/O drive, timing, and package.	Required where signal polarity inversion is needed in bus control logic - e.g., active-low enable chains.	Choose 74LVC2G125DCURE4 only when inverting behavior is explicitly required; not a drop-in replacement for 74LVC2G126DCURE4.

Compared with SN74LVC2G126DCUR and 74LVC2G125DCURE4, the 74LVC2G126DCURE4 uniquely delivers noninverting 3-state buffering with 5.5-V tolerant inputs in the smallest US8 footprint - making it optimal for space-constrained, mixed-voltage digital interfaces where signal polarity preservation is mandatory.

Availability

74LVC2G126DCURE4 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable USB-C docking logic, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.

Supply support for 74LVC2G126DCURE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability IC design and manufacturing.

The SN74LVC2G126 product line delivers ultra-small-footprint, voltage-tolerant logic buffers targeting space- and power-constrained portable, industrial, and automotive systems requiring robust signal integrity and seamless voltage-domain bridging.

FAQ

What is the maximum input voltage rating for 74LVC2G126DCURE4?

The 74LVC2G126DCURE4 supports input voltages up to 5.5 V on all A and OE pins, independent of V_CC level - enabling safe interfacing with 5-V TTL or CMOS sources even when powered from 1.65–3.3 V rails. This specification is validated per absolute maximum ratings and confirmed in the recommended operating conditions table of the TI SCES205K datasheet.

Does 74LVC2G126DCURE4 support partial power-down operation?

Yes, the 74LVC2G126DCURE4 incorporates I_off circuitry that actively disables outputs when V_CC = 0 V, limiting leakage current to ±10 µA - ensuring safe live insertion and preventing back-drive damage in partially powered systems. This feature is explicitly documented in the Features and Electrical Characteristics sections of the official datasheet.

What is the propagation delay of 74LVC2G126DCURE4 at 3.3 V?

At V_CC = 3.3 V and T_A = 25°C, the 74LVC2G126DCURE4 exhibits a maximum propagation delay (t_pd) of 4 ns from input (A) to output (Y), as specified in the Switching Characteristics table. Measured under 50-pF load and 3.3-V ±0.3-V supply, this value ensures compatibility with high-speed digital control loops.

Which package type does 74LVC2G126DCURE4 use?

The 74LVC2G126DCURE4 uses the US8 (DCU) package: an 8-pin, 1.5-mm × 1.5-mm, 0.5-mm pitch, leadless DSBGA-style package with bottom-terminal solder balls. Mechanical dimensions and land pattern requirements are defined in TI's MPDS049B drawing and confirmed in the PACKAGE OPTION ADDENDUM dated 17-May-2014.

Can 74LVC2G126DCURE4 be used for voltage-level translation?

Yes, the 74LVC2G126DCURE4 functions as a down-translator: inputs accept up to 5.5 V while outputs swing between 0 V and V_CC (1.65–5.5 V), enabling translation from 5-V logic domains to lower-voltage systems. This capability is explicitly stated in the Features section and verified via VIH/VIL specifications across V_CC ranges.

74LVC2G126DCURE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LVC

Package/Case:: 8-VFSOP (0.091", 2.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-VSSOP

74LVC2G126DCURE4 FAQ

1.How can I place an order for 74LVC2G126DCURE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC2G126DCURE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC2G126DCURE4 reliable?

The price and inventory of 74LVC2G126DCURE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC2G126DCURE4 is usually 5 days.

3.What payment methods are accepted for 74LVC2G126DCURE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC2G126DCURE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC2G126DCURE4?

74LVC2G126DCURE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC2G126DCURE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC2G126DCURE4?

For technical support, including 74LVC2G126DCURE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC2G126DCURE4 requirements.

6.How does Aetrix verify that 74LVC2G126DCURE4 is sourced from the original manufacturer or authorized distributors?

All 74LVC2G126DCURE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC2G126DCURE4 meets industry standards.

7.What is the process for return or replacement of 74LVC2G126DCURE4?

All 74LVC2G126DCURE4 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC2G126DCURE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC2G126DCURE4 part is unused and in its original packaging.

Return procedure for 74LVC2G126DCURE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…