Nexperia USA Inc. 74LVC2G126GD/S470,
- Part No.:
- 74LVC2G126GD/S470,
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 8-XFDFN
- Datasheet:
-
74LVC2G126GD/S470,.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 8XSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC2G126GD/S470 from Nexperia is a dual 3-state bus buffer/line driver with independent output enable (nOE) control per channel, designed for level translation between 1.65 V–5.5 V logic domains. It features Schmitt-trigger inputs for noise immunity, ±24 mA drive capability at 3.0 V, and IOFF circuitry enabling partial power-down operation in mixed-voltage systems such as industrial I/O expansion and FPGA interface bridging.
For engineers reviewing the 74LVC2G126GD/S470 datasheet, 74LVC2G126GD/S470 pinout, 74LVC2G126GD/S470 application, or 74LVC2G126GD/S470 equivalent, this device supports voltage-level translation, high-noise-margin signal buffering, and hot-swap-safe 3-state control - critical for embedded controller peripheral interfacing, sensor hub data routing, and legacy-to-modern logic domain bridging.
Technical Context
The 74LVC2G126GD/S470 implements two independent non-inverting buffers, each with active-HIGH output enable (1OE, 2OE) and Schmitt-trigger input thresholds. Its IOFF functionality disables outputs and blocks backflow current when VCC = 0 V, satisfying JEDEC JESD78 requirements for partial power-down integrity.
It operates across 1.65 V–5.5 V supply range with input tolerance up to 5.5 V, enabling direct connection to both 3.3 V and 5 V TTL-compatible sources. Propagation delay ranges from 0.5 ns (VCC = 5.5 V) to 12.5 ns (VCC = 1.65 V), and disable time (tdis) is specified down to 0.5 ns at 5.5 V - supporting high-speed digital control paths in compact PCB layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive 50 Ω transmission lines or multiple CMOS loads without external buffering |
| Input Voltage Tolerance | Up to 5.5 V - allows safe interfacing with 5 V microcontrollers or legacy peripherals while powered from 3.3 V or lower |
| IOFF Leakage Current | ±2 μA max at VCC = 0 V - prevents damaging backfeed current during system power sequencing or hot-swap events |
| Propagation Delay (tpd) | 0.5 ns to 12.5 ns - scales predictably with VCC, supporting timing-critical enable/disable control in real-time I/O subsystems |
| Operating Temperature | −40 °C to +125 °C - qualified for extended industrial and automotive under-hood environments |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - robust handling during board assembly and field service without additional protection circuitry |
Pinout & Package
XSON8 ultra-thin no-lead package (SOT1089), 1.35 mm × 1.0 mm × 0.5 mm body, 0.4 mm pitch, wettable flank terminals for automated optical inspection (AOI) and reliable solder-joint quality in high-density designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1OE | Active-HIGH output enable for Channel 1 - drives 1Y into high-impedance state when LOW |
| 2 | VCC | Main supply rail - powers internal logic and output drivers; decoupling capacitor required within 2 mm |
| 3 | 1A | Data input for Channel 1 - Schmitt-trigger input accepts slow-rising signals and rejects noise spikes |
| 4 | 2OE | Active-HIGH output enable for Channel 2 - independent control enables asymmetric bus arbitration |
| 5 | 2Y | Data output for Channel 2 - 3-state capable; sinks or sources up to ±24 mA depending on VCC and load |
| 6 | 1Y | Data output for Channel 1 - electrically isolated from 2Y; supports bidirectional bus partitioning |
| 7 | GND | Reference ground - must be low-inductance connection to minimize switching noise coupling |
| 8 | 2A | Data input for Channel 2 - identical electrical behavior to 1A; supports parallel or staggered data routing |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (1.65–5.5 V) | Eliminates need for external level shifters in multi-rail systems - reduces BOM count and layout area |
| IOFF partial power-down | Prevents back-current flow when VCC is off - essential for PCIe add-in cards, modular I/O boards, and hot-pluggable subsystems |
| Schmitt-trigger inputs | Provides ≥0.3 V hysteresis - tolerates noisy or slow-switching signals from mechanical switches, sensors, or long traces |
| 8-terminal XSON8 (SOT1089) | 0.5 mm profile and 1.35 × 1.0 mm footprint - fits beneath 0402 passives and enables <1.2 mm board thickness in wearables and IoT edge nodes |
| JESD8-compliant interfaces | Validated against JEDEC standards JESD8-7, -5, and -B/JESD36 - ensures interoperability with certified memory, MCU, and ASIC I/Os |
Applications
| Industrial PLC I/O Expansion | FPGA-to-Microcontroller Interface |
|---|---|
Use Scenario: Isolating and translating GPIO signals between a 3.3 V FPGA bank and 5 V industrial analog/digital I/O modules. IC Role / Device Role / Timing Role: Dual-channel unidirectional buffer providing voltage translation and 3-state isolation during configuration or fault recovery. Use Value: Enables direct connection without discrete level shifters; IOFF prevents backfeed into FPGA during module hot-swap or power cycling. |
Use Scenario: Routing control signals (e.g., reset, chip select, interrupt) between a 1.8 V FPGA and a 3.3 V ARM Cortex-M7 microcontroller. IC Role / Device Role / Timing Role: Low-latency, rail-to-rail compatible buffer ensuring clean signal edges and deterministic timing margins. Use Value: Sub-1 ns propagation delay at 3.3 V preserves setup/hold timing; Schmitt inputs reject noise from shared PCB ground planes. |
| Automotive Body Control Module | Medical Sensor Hub Interface |
Use Scenario: Buffering LIN bus wake-up signals and door-lock actuator commands in a 12 V vehicle subsystem powered by local 3.3 V LDO. IC Role / Device Role / Timing Role: Level translator and noise-immune driver for low-duty-cycle control lines operating across temperature extremes. Use Value: −40 °C to +125 °C rating ensures reliability; 5.5 V-tolerant inputs accept LIN transceiver outputs directly without clamping diodes. |
Use Scenario: Aggregating digital outputs from multiple low-power biosensors (e.g., pulse oximeter, ECG front-end) into a central MCU with mixed-voltage I/O banks. IC Role / Device Role / Timing Role: Signal conditioner and bus isolator that maintains signal integrity while enabling selective channel shutdown. Use Value: Independent OE pins allow per-sensor power gating; ±24 mA drive supports capacitive loads of long flex-cable interconnects. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G126DBVR | TI part in SOT-23-8 package; identical logic function but larger 2.92 × 1.62 mm footprint and 1.45 mm height | Lacks XSON8's ultra-low profile; less suitable for space-constrained wearable or implantable devices | Select when legacy SOT-23 rework compatibility or TI ecosystem alignment is prioritized over miniaturization |
| 74LVC2G126GT,115 | Nexperia XSON8 variant (SOT833-1); same 1 × 1.95 × 0.5 mm body but 0.5 mm wider - impacts fine-pitch routing density | Marginally larger pad layout; requires updated stencil design but shares same thermal and electrical specs | Choose for higher-volume production where SOT833-1's broader industry adoption simplifies sourcing and test fixture reuse |
Compared with SN74LVC2G126DBVR and 74LVC2G126GT,115, the 74LVC2G126GD/S470 offers the smallest footprint (1.35 × 1.0 mm) and lowest profile (0.5 mm), delivering maximum PCB area savings and superior thermal performance in thermally constrained edge-node designs.
Availability
74LVC2G126GD/S470 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, FPGA-to-microcontroller interface, and automotive body control module applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature extremes.
Supply support for 74LVC2G126GD/S470 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-performance, energy-efficient logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets - with manufacturing rooted in process innovation and AEC-Q200 qualification rigor.
The 74LVC2G126GD/S470 belongs to Nexperia's LVC logic family, engineered specifically for low-voltage, high-speed, mixed-rail interfacing in space- and power-constrained embedded systems - emphasizing robustness, small form factor, and seamless integration with modern SoCs and FPGAs.
FAQ
Does 74LVC2G126GD/S470 support true bidirectional data flow?
No. The 74LVC2G126GD/S470 is a dual unidirectional buffer: data flows only from A inputs to Y outputs. Each channel has independent 3-state control via nOE, but there is no internal direction control or bus turnaround logic. For bidirectional applications, use dedicated transceivers like 74LVC2T45 or 74LVC245 variants.
Can 74LVC2G126GD/S470 be used with 1.2 V logic inputs?
No. Minimum recommended VCC is 1.65 V, and VIH minimum is 0.65×VCC (≥1.07 V at 1.65 V). A 1.2 V input falls below guaranteed recognition threshold and may cause metastability or incorrect output states. For 1.2 V interfaces, consider LVC1G125 or specialized ultra-low-voltage translators.
What is the maximum capacitive load this device can drive reliably?
At VCC = 3.3 V and 24 mA drive, the device supports ≤30 pF load capacitance while maintaining specified tpd and VOL/VOH margins. Driving >50 pF increases propagation delay nonlinearly and risks overshoot; for heavier loads, add series termination or use a driver with higher current rating like 74LVC2G241.
Is the SOT1089 package RoHS and REACH compliant?
Yes. The 74LVC2G126GD/S470 in SOT1089 (XSON8) meets RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006, with lead-free matte tin terminal finish and halogen-free molding compound - verified per Nexperia's material declarations and IPC-1752A reporting.
74LVC2G126GD/S470, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 8-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XSON (2x3)
74LVC2G126GD/S470, FAQ
1.How can I place an order for 74LVC2G126GD/S470, through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC2G126GD/S470, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC2G126GD/S470, reliable?
The price and inventory of 74LVC2G126GD/S470, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC2G126GD/S470, is usually 5 days.
3.What payment methods are accepted for 74LVC2G126GD/S470,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC2G126GD/S470, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC2G126GD/S470,?
74LVC2G126GD/S470, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC2G126GD/S470, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC2G126GD/S470,?
For technical support, including 74LVC2G126GD/S470, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC2G126GD/S470, requirements.
6.How does Aetrix verify that 74LVC2G126GD/S470, is sourced from the original manufacturer or authorized distributors?
All 74LVC2G126GD/S470, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC2G126GD/S470, meets industry standards.
7.What is the process for return or replacement of 74LVC2G126GD/S470,?
All 74LVC2G126GD/S470, units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC2G126GD/S470,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC2G126GD/S470, part is unused and in its original packaging.
Return procedure for 74LVC2G126GD/S470,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC2G126GD/S470, Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

